converts a stg (.g file generated by workcraft) to a verilogA model
-
Updated
Nov 30, 2023 - Python
converts a stg (.g file generated by workcraft) to a verilogA model
Compact model for light propagation simulation in fNIRS systems
Language support in Visual Studio Code for VerilogA
Generates verilogA testbench (stimulus and waveforms) for verification of analog IPs (VLSI design)
A fast generative model for stochastic memory cells
A digital genetic algorithm processor
A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
A simple MOSFET model with only 5-DC-parameters for circuit simulation
Add a description, image, and links to the verilog-a topic page so that developers can more easily learn about it.
To associate your repository with the verilog-a topic, visit your repo's landing page and select "manage topics."