Course taken by Dr Chandan Karfa of Dept. of CSE, IIT Guwahati.
-
Updated
Mar 23, 2023 - C++
Course taken by Dr Chandan Karfa of Dept. of CSE, IIT Guwahati.
Basic Microprocessor Design in HDLs like Verilog.
use genetic algoritms for optimalize circuits
System verilog learning journey. Here in this repo you learn about how to write system verilog test bench using verilator tool a c++ test bench. Verilator is basically a 2 state tool .
SystemC is a set of C++ classes and macros which provide an event-driven simulation interface (see also discrete event simulation). These facilities enable a designer to simulate concurrent processes, each described using plain C++ syntax.
This is a higan/Verilator co-simulation example/framework
Add a description, image, and links to the verilog-hdl topic page so that developers can more easily learn about it.
To associate your repository with the verilog-hdl topic, visit your repo's landing page and select "manage topics."