Learn Xilinx with Senior FPGA Engineer in Action
-
Updated
Sep 9, 2024 - C
Learn Xilinx with Senior FPGA Engineer in Action
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.
A TFTP server running on Zynq-7000
FPGA-based hardware-accelerated, parallelized, and highly optimized solution for solving the Travelling Salesperson Problem (TSP) using Xilinx Zynq-7000 on a Digilent Zybo Z7-10 board, featuring FreeRTOS for real-time task management.
Zynq-7000 and Zynq UltraScale+ PS side drivers for SdCard.
Add a description, image, and links to the xilinx-vitis topic page so that developers can more easily learn about it.
To associate your repository with the xilinx-vitis topic, visit your repo's landing page and select "manage topics."