SystemVerilog synthesizable module that implements circular convolution buffer.
- Verification is done using Cocotb and Icarus Verilog.
- Formal verification is done with SymbiYosys
- Synthesis is done via Quartus Prime for DE10-Lite board and via OpenLane for Skywater130nm