memory

addr_a00

flipflop0

out0_i

clk

clear
I0
I1
O

RTL_OR

out_reg

CLR

clk
D

in
G
Q

rst

RTL_LATCH

out

out[7:0]

flipflop

uint8

ram