Popular repositories Loading

1. mrtc-radar-tensor-codec-open mrtc-radar-tensor-codec-open Public

   Evidence-backed lossless Range-Doppler tensor codec IP with Multi-Engine FPGA and ASIC implementation flows.

   SystemVerilog 1

2. slvc-dma-open slvc-dma-open Public

   Open RTL implementation of a 512-bit SLVC DMA architecture with packet processing, CQ ownership, and directed verification evidence.

   Verilog 1

3. npc-riscv-open npc-riscv-open Public

   Three-profile RISC-V NPC release: RV32IM single-issue, RV32IMA/Sv32 Linux, and dual-issue OoO cores with a headless Verilator flow.

   SystemVerilog 1