Skip to content
View 07adnan's full-sized avatar
1 follower · 0 following

Block or report 07adnan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 64-Bit-ALU 64-Bit-ALU Public

    The ALU is a combinational logic unit. It takes two inputs of 16 bits wide and performs Logic and Arithmetic’s operations. There are two outputs from ALU: 32-bit output c and 7-bit Flag signals.Ver…

    Verilog 8 1

  2. 32bitDivision 32bitDivision Public

    Division implemented using Non restoring Division

    Verilog 2

  3. Memory_architecture_for_NIDS_using_FPGA Memory_architecture_for_NIDS_using_FPGA Public

    Verilog

  4. 3RVX 3RVX Public

    Forked from malensek/3RVX

    Skinnable volume controller and OSD

    C++

  5. TimelineExtension TimelineExtension Public

    Forked from DominicMaas/TimelineExtension

    Windows Timeline & Project Rome Web Extension

    TypeScript