Computer Architecture Final Project Report

Name: Yu-Ting Cheng 鄭宇廷

Team: 59 ID: B08202013

1. Test Pattern Execution Cycle Number (with cache)

Test Pattern	Execution Cycle Number
10	88
I1	444
I2	200
I3	758

2. Register Table

Inferred memory device in routine CHI '/home	P line 260 i	n file	02013/	CA/f	inal_p	roje	ct-6/	fina	l_proj	ect/01_RTL/CHIP.v'.
Register Name	Type	Width	Bus	MB	AR	AS	SF	l S	S S	
DMEM_wdata_r_reg proc_finish_r_reg PC_reg PC_reg IMEM_cen_r_reg finish_r_reg DMEM_cen_r_reg DMEM_wen_r_reg DMEM_addr_r_reg	Flip-flop Flip-flop Flip-flop Flip-flop Flip-flop Flip-flop Flip-flop Flip-flop	32 1 31 1 31 1 1 1 1 1 1 1 1 32	Y N Y N N N N	N N N N N N	Y	N	N N N N N N N	N N N N N N N	N N N N N N N	


Infe	erred memory devic in routine Ro '/hou	eg_f	ile line 3	317				/C	A/f	in	al_p	or	ojed	et	-6/	fi	nal	_p	ro	je	ct/01_RTL/CHIP.v'.
I	Register Name	I	Туре	I	Width	I	Bus	I	МВ	I	AR	I	AS	I	SR	I	ss	I	s	Т	Ī,
	mem_reg mem_reg		Flip-flop Flip-flop		995 29	I	Y Y		N N		Y N		N Y		N N		N N		N N		

	emory devic routine MU '/hor	ULDI	V_unit lir	ne				/C	A/fi	in	al_p	or	ojed	t	-6/	fü	nal_	р	roje	ec.	t/01_RTL/CHIP	.v'.
Regis	ter Name	I	Туре	Ī	Width	Ī	Bus	Ī	МВ	Ī	AR	Ī	AS	Ī	SR	Ī	ss	Ī	ST	Ī		
stal stat count	y_r_reg l_r_reg e_r_reg er_r_reg t_r_reg		Flip-flop Flip-flop Flip-flop Flip-flop Flip-flop		1 1 3 9 64		N N Y Y		N N N N		Y Y Y Y		N N N N		N N N N		N N N N		N N N N			

Inferred memory devices in routine Cach '/home,	he line 1303		92013/	CA/fi	nal_p	rojec	t-6/f	inal_	proje	ct/01_RTL/CHIP.v'.
Register Name	Туре	Width	Bus	MB	AR	AS	SR	SS	ST	<u>I</u>
dirty_r_reg cache_r_reg state_r_reg write_r_reg mem_cen_r_reg mem_wen_r_reg proc_addr_r_reg proc_wdata_r_reg proc_rdata_r_reg proc_stall_r_reg addr_real_r_reg check_r_reg store_reg store_done_r_reg set_offset_r_reg valid_r_reg tag_r_reg	Flip-flop Flip-flop	32 1024 3 1 1 1 32 30 32 32 128 1 32 8 1 1 1 5 4 32 88	Y Y N N N Y Y Y N N N N Y Y Y Y	N	Y	N	N	N N N N N N N N N N N N N N N N N N N	N	=

3. Work Description

(1) CPU Architecture Block Diagram (without cache)



(2) How you design the data path of instructions not referred in the lecture slides? (jal, jalr, auipc, ...)

For those instruction, I specify some cases in *Control* module and independent control signals (e.g., o_auipc, o_jalr, etc.) such that I can detect those instructions not referred in the lecture slides. Furthermore, as you can see in the block diagram, I design the data paths of register write data and next_PC such that the CPU can perform as I expected. Those control signals help me design customized data path for each of instruction.

(3) How you handle multi-cycle instructions? (mul, div, ...)

For multiplication instruction, I design finite state machine (FSM) to achieve the task. Similar to data memory stall operation, I design mul_stall and mul_ready signals such that CPU can know when to stall and when to receive the multiplication output. The FSM for multiplication is similar to HW2 design.

(4) Observation

Since the clock period is fixed and area is not considered in this project, it's feasible to list out all of instructions in different case separately. For cache part, since the bandwidth between cache and memory is 128-bits, the transferred data between cache and memory has to be consecutive 4 32-bits data. Also, due to the boundary of memory, we have to consider the offset of address to avoid accessing invalid address. Therefore, the address sent to memory is different from the address received from CPU.

4. Cache Design

(1) Cache Architecture

I implement 2-way set associative cache with write back, write allocate and LRU policy in my final cache design. There're total 16 sets (blocks) in the cache and the block size is 64-bits. The address structure is shown in the table below:

Tag	Block index	Byte offset
addr[31:6]	addr[5:2]	addr[1:0]

Since synthesizable Verilog syntax doesn't allow 3-dinemsion array, I modify the 2-way set associative design from direct-mapped cache with 32 blocks and 32-bits per block. In my final design, I still have 32 32-bits blocks, but I treats them as 2-way set associative so as to increase associativity.

Since there're two entries for each set, I use LRU (least-recently used) replacement policy to decide which set should be written back. I use a track bit for each set to track

which set is the least-recently used. Without LRU policy, if I always access the first set, generally it would perform like direct-mapped cache, which is not I desired. Finally, I use **2233 registers** to implement all of my cache design above.

(2) How your cache improves time performance?

We can examine test pattern I3 and see the time performance improvement:

Test Pattern	Without Cache	With Cache	Speedup
I3	1464	758	1.93

5. Work Distribution Table

I don't have team member. So, 100% to my final project is contributed by myself.