## Register file and its addressing with R<sub>b</sub>/R<sub>a</sub> fields

	Rb/Ra = 1111	RF/0	GF	Rb/Ra = 0001, G=	111 G-index, 3 bits	
	Rb/Ra = 1110	RE/O	GR	Rb/Ra = 0000, G=	111	
	Rb/Ra = 1101	RD/	GD	Rb/Ra = 0001, G=	110	
	Rb/Ra = 1100	RC/0	GC	Rb/Ra = 0000, G=	110	
Rb/Ra = 1011	R	В		GB	Rb/Ra = 0001, G=101	
Rb/Ra = 1010	R	A	GF		Rb/Ra = 0000, G=101	
Rb/Ra = 1001	R	19		G9	Rb/Ra = 0001, G=100	
Rb/Ra = 1000	R8		G8		Rb/Ra = 0000, G=100	
Rb/Ra = 0111	R7		<b>G7</b>		Rb/Ra = 0001, G=011	
Rb/Ra = 0110	R6		<b>G6</b>		Rb/Ra= 0000, G=011	
Rb/Ra = 0101	R5		<b>G5</b>		Rb/Ra = 0001, G=010	
Rb/Ra = 0100	R	24		G4	Rb/Ra = 0000, G=010	
Rb/Ra = 0011	R3		G3		Rb/Ra = 0001, G=001	
Rb/Ra = 0010	R	22	(	G2	Rb/Ra= 0000, G=001	
			(	G1	Rb/Ra = 0001, G=000	
			(	G0	Rb/Ra = 0000, G=000	

## **Arithmetic operation flags**

NB	ZB	C4	<b>C8</b>	N	Z	V	C

This flag is set if the most significant bit of the result of a byte or a word operation is a 1. This flag is cleared otherwise (except for SRW and SRWC).	always updated
(except for SKW and SKWC).	
This flag is set if the result of a byte or a word operation is "0". This flag is cleared otherwise.	always updated
This flag is used only for operations involving decimal arithmetic. It is set if a carry from the third bit to the fourth bit is a "1". This flag is cleared otherwise.	arithmetic ops
This flag is set if the carry from the most significant bit is a "1" or if the result of a shift operation is to shift off a "1".  This flag is cleared otherwise. Note that this status bit is not set to borrow for subtract as in the case with the C Condition Code Flag.	arithmetic ops
This flag is set if the most significant bit of the result of a byte or a word operation is a "1". This flag is cleared otherwise.	updated if s
This flag is set if the result of a byte or a word operation is zero. This flag is cleared otherwise.	updated if s
This flag is set if an arithmetic operation results in an overflow. This flag is cleared if no overflow occurs or if operation performed is not an arithmetic operation.	arithmetic ops
<ul> <li>This flag monitors bits which are carried, borrowed, or shifted as follows:</li> <li>Add and Increment - this flag is set if there is a carry from the most significant bit of a byte or a word operation. This flag is cleared otherwise.</li> <li>Subtract and Decrement - this flag is set if there is a borrow (complement of carry) from the most significant bit of a byte or a word operation. This flag is cleared otherwise.</li> <li>Shift - This flag is set if the result of a right or left shift operation causes a "1" to shift off the end of the byte or word. This flag is cleared otherwise.</li> <li>Note that the C flag is affected only for operations in the areas listed above.</li> </ul>	add/, inc/dec, shifts
	This flag is used only for operations involving decimal arithmetic. It is set if a carry from the third bit to the fourth bit is a "1". This flag is cleared otherwise.  This flag is set if the carry from the most significant bit is a "1" or if the result of a shift operation is to shift off a "1". This flag is cleared otherwise. Note that this status bit is not set to borrow for subtract as in the case with the C Condition Code Flag.  This flag is set if the most significant bit of the result of a byte or a word operation is a "1". This flag is cleared otherwise.  This flag is set if the result of a byte or a word operation is zero. This flag is cleared otherwise.  This flag is set if an arithmetic operation results in an overflow. This flag is cleared if no overflow occurs or if operation performed is not an arithmetic operation.  This flag monitors bits which are carried, borrowed, or shifted as follows:  • Add and Increment - this flag is set if there is a carry from the most significant bit of a byte or a word operation. This flag is cleared otherwise.  • Subtract and Decrement - this flag is set if there is a borrow (complement of carry) from the most significant bit of a byte or a word operation. This flag is cleared otherwise.  • Shift - This flag is set if the result of a right or left shift operation causes a "1" to shift off the end of the byte

## Register pairs R<sub>b</sub>:R<sub>a</sub> for word opearions

	All, except word right shifts	Word right shift
aaa0	normal operation	not recommended
aaa1	swap bytes R <sub>a</sub> :R <sub>a-1</sub>	normal operation
bbb0	normal operation	not recommended
bbb1	[sign extension of R <sub>b</sub> ]:R <sub>b</sub>	normal operation

s- force update flags NZVC in PSWbbbb- address field for the first operandaaa- address field for the second operand

LLLL - literal data
dddd - jump target address
xIII - interrupt mask

## Western Digital MCP-1600 Command Reference

		1		T	
0000 0ddd dddd dddd	JMP	addr12	LC = addr;	-	2
0000 1xxx xxxx xxx 0001 cond dddd dddd	RFS		LC = RR; (return from subroutine)	-	2
0001 cond dddd dddd		T .	6 microinstructions page	_	2
0001 0000 dddd dddd	JZBF JZBT	addr8 addr8	if (!ZB) LC[7:0] = addr8;	_	2
0001 0000 dddd dddd	JC8F	addr8	if (ZB) LC[7:0] = addr8; if (!C8) LC[7:0] = addr8;	_	2
0001 0000 dddd dddd	JC8T	addr8	if (C8) LC[7:0] = addr8;	_	2
0001 0000 dddd dddd	JIF	addr8	if (!ICC) LC[7:0] = addr8; (indirect condition code)	_	2
0001 0000 dddd dddd	JIT	addr8	if (ICC) LC[7:0] = addrs, (indirect condition code)	-	2
0001 0000 dddd dddd	JNBF	addr8	if (!NB) LC[7:0] = addr8;	-	2
0001 0000 dddd dddd	JNBT	addr8	if (NB) LC[7:0] = addr8;	_	2
0001 0000 dddd dddd	JZF	addr8	if (!Z) LC[7:0] = addr8;	-	2
0001 0000 dddd dddd	JZT	addr8	if $(Z)$ LC[7:0] = addr8;	-	2
0001 0000 dddd dddd	JCF	addr8	if (!C) LC[7:0] = addr8;	-	2
0001 0000 dddd dddd	JCT	addr8	if (C) $LC[7:0] = addr8;$	-	2
0001 0000 dddd dddd	JVF	addr8	if (!V) LC[7:0] = addr8;	-	2
0001 0000 dddd dddd	JVT	addr8	if (V) $LC[7:0] = addr8$ ;	-	2
0001 0000 dddd dddd	JNF	addr8	if (!N) LC[7:0] = addr8;	-	2
0001 0000 dddd dddd	JNT	addr8	if (N) LC[7:0] = addr8;	-	2
0010 LLLL LLLL aaaa	AL	data8, areg	$R_a = R_a + \text{data8}; NZVC;$	nz48	1
0100 LLLL LLLL aaaa	CL	data8, areg	R <sub>a</sub> - data8; NZVC;	nz48 nz	1
0100 LLLL LLLL aaaa	NL TL	data8, areg	R <sub>a</sub> = R <sub>a</sub> & data8	nz	1
0110 LLLL LLLL aaaa	LL	data8, areg data8, areg	$R_a$ & data8; $R_a$ = data8	nz	1
0111 0000 XIII XXXX	RI	imask8	if imask8[6] I6=0; if imask8[5] I5=0; if imask8[4] I4=0;	-	1
0111 0000 XIII XXXX	SI	imask8	if imask8[6] I6=1; if imask8[5] I5=1; if imask8[4] I4=1;	-	1
0111 0010 xxxx aaaa	CCF	areg	R <sub>a</sub> = nz48NZCF;	_	1
0111 0011 bbbb aaaa	LCF	mask4, areg	$nz48 = R_a[7:4]$ , $NZVC = NZVC \& \sim bbbb   Ra \& bbbb;$	nz48NZVC	1
0111 0100 xxxx xxxx	RTSR		TSR[2:0] = 0	-	1
0111 0101 xxxx aaaa	LGL	areg	$G[2:0] = R_a;$	-	1
0111 0110 xxxx aaaa	CIB	areg	if (C8) $\{R_a = R_b + 1; NZVC;\}$	nz48	1
0111 0111 xxxx aaaa	CDB	areg	if (C8) $\{R_a = R_b-1; NZVC;\}$	nz48	1
1000 000s bbbb aaaa 1000 001s bbbb aaaa	MBs	breg, areg	$R_a = R_b$ ; NZ, V=0;	nzNZO-	1
1000 001s bbbb aaaa	MWs CMD-	breg, areg	$R_{a+1}:R_a = R_{b+1}R_b; NZ, V=0;$	nzNZ0- nzNZ0-	2
1000 010s bbbb aaaa	CMBs CMWs	breg, areg breg, areg	$\begin{array}{l} \text{if (C) } \{R_a = R_b; \text{NZ, V=0;} \} \\ \text{if (C) } \{\ R_{a+1} : R_a = R_{b+1} R_b \ ; \text{NZ, V=0;} \} \end{array}$	nzNZ0-	2
1000 100s bbbb aaaa	SLBCs	breg, areg	$R_a = (R_b << 1) \mid C; NZVC;$	nz48NZVC	1
1000 101s bbbb aaaa	SLWCs	breg, areg	$R_{a+1}$ :Ra = $(R_{b+1}$ :Rb+1 << 1)   C; NZVC;	nz48NZVC	2
1000 110s bbbb aaaa	SLBs	breg, areg	$R_a = R_b \ll 1$ ; NZVC;	nz48NZVC	1
1000 111s bbbb aaaa	SLWs	breg, areg	$R_{a+1}$ : $R_a = R_{b+1}$ : $R_b + 1 \ll 1$ ; NZVC;	nz48NZVC	2
1001 000s bbbb aaaa	ICB1s	breg, areg	$R_a = R_b + 1$ ; NZVC;	nz48NZVC	1
1001 001s bbbb aaaa	ICW1s	breg, areg	$R_{a+1}:Ra = R_{b+1}:R_b+1; NZVC;$	nz48NZVC	2
1001 010s bbbb aaaa	ICB2s	breg, areg	$R_a = R_b + 2$ ; NZVC;	nz48NZVC	1
1001 011s bbbb aaaa	ICW2s	breg, areg	$R_{a+1}$ : $R_a = R_{b+1}$ : $R_b$ +2; NZVC;	nz48NZVC	2
1001 100s bbbb aaaa 1001 101s bbbb aaaa	TCBs	breg, areg	$R_a = \sim R_b + 1$ ; NZVC;	nz48NZVC nz48NZVC	1
1001 101s bbbb aaaa	TCWs	breg, areg	$R_{a+1}:R_a = \sim R_{b+1}:\sim R_b+1; NZVC;$	nz00NZ00	2
1001 110s bbbb aaaa	OCBs OCWs	breg, areg breg, areg	$R_a = \sim R_b$ ; NZ, V=0; $R_{a+1}$ : $R_a = \sim R_{b+1}$ : $\sim R_b$ ; NZ, V=0;	nz00NZ00	2
1010 000s bbbb aaaa	ABs	breg, areg	$R_{a+1}.R_{a} - \sim R_{b+1}.\sim R_{b}$ , $NZ$ , $V=0$ , $R_{a} = R_{a} + R_{b}$ ; $NZVC$ ;	nz48NZVC	1
1010 001s bbbb aaaa	AWs	breg, areg	$R_a - R_a + R_b$ , $R_b + R_b$	nz48NZVC	2
1010 010s bbbb aaaa	CABs	breg, areg	$\inf (C) \{R_a = R_a + R_b; NZVC; \}$	nz48NZVC	1
1010 011s bbbb aaaa	CAWs	breg, areg	if (C) $\{R_{a+1}: R_a = R_{a+1}: R_a + R_{b+1}: R_b; NZVC; \}$	nz48NZVC	2
1010 100s bbbb aaaa	ABCs	breg, areg	$R_a = R_a + R_b + C; NZVC;$	nz48NZVC	1
1010 101s bbbb aaaa	AWCs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a + R_{b+1}:R_b + C; NZVC;$	nz48NZVC	2
1010 1100 bbbb aaaa	CAD	breg, areg	if (!C4) $R_a[3:0] += R_b[3:0]$ ; if (!C8) $R_a[7:4] += R_b[7:4]$ ; NZVC;	nz48NZ01	1
1010 1101 xxxx xxxx	-			40	
1010 111s bbbb aaaa	CAWIs	breg, areg	if (ICC) $\{R_{a+1}:R_a = R_{a+1}:R_a + R_{b+1}:R_b; NZVC;\}$	nz48NZ01	2
1011 000s bbbb aaaa	SBs	breg, areg	$R_a = R_a - R_b$ ; NZVC;	nz48NZVC	1
1011 001s bbbb aaaa 1011 010s bbbb aaaa	SWs CBs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a - R_{b+1}:R_b; NZVC;$ $R_a - R_b; NZVC;$	nz48NZVC nz48NZVC	1
1011 010s bbbb aaaa	CWs	breg, areg breg, areg	$R_a - R_b$ ; $NZVC$ ; $R_{a+1}:R_a - R_{b+1}:R_b$ ; $NZVC$ ;	nz48NZVC	2
1011 100s bbbb aaaa	SBCs	breg, areg	$R_{a} = R_{a} - R_{b} - C; NZVC;$	nz48NZVC	1
1011 101s bbbb aaaa	SWCs	breg, areg	$R_a - R_a - R_b - C$ , $NZVC$ ;	nz48NZVC	2
1011 110s bbbb aaaa	DB1s	breg, areg	$R_a = R_b-1; NZVC;$	nz48NZ01	1
1011 111s bbbb aaaa	DW1s	breg, areg	$R_{a+1}:R_a = R_{b+1}:R_b-1; NZVC;$	nz48NZ01	2
1100 000s bbbb aaaa	NBs	breg, areg	$R_a = R_a \& R_b; NZ, V=0;$	nzNZO-	1
1100 001s bbbb aaaa	NWs	breg, areg	$R_{a+1}:R_a=R_{a+1}:R_a \& R_{b+1}:R_b; NZ, V=0;$	nzNZ0-	2
1100 010s bbbb aaaa	TBs	breg, areg	$R_a \& R_b; NZ, V=0;$	nzNZO-	1
1100 011s bbbb aaaa	TWs	breg, areg	$R_{a+1}:R_a \& R_{b+1}:R_b; NZ, V=0;$	nzNZO-	2
1100 100s bbbb aaaa	ORBs	breg, areg	$R_a = R_a \mid R_b$ ; NZ, V=0;	nzNZO-	1
1100 101s bbbb aaaa 1100 110s bbbb aaaa	ORWs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a \mid R_{b+1}:R_b; NZ, V=0;$	nzNZO-	2
	XBs	breg, areg	$R_a = R_a \wedge R_b$ ; NZ, V=0;	nzNZ0-	1

Western Digital MCP-1600 Command Reference

Western Digital MCP-	1600 Comn	nana Keterer	ice		
1100 111s bbbb aaaa	XWs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a \land R_{b+1}:R_b; NZ, V=0;$	nzNZ0-	2
1101 000s bbbb aaaa	NCBs	breg, areg	$R_a = R_a \& \sim R_b; NZ, V=0;$	nzNZ0-	1
1101 001s bbbb aaaa	NCWs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a \& \sim (R_{b+1}:R_b); NZ, V=0;$	nzNZ0-	2
1101 01xx xxxx xxxx	-				
1101 100s bbbb aaaa	SRBCs	breg, areg	$R_a = (R_b >> 1) \mid (C << 7); NZVC;$	nz08NZ0-	1
1101 101s bbbb aaaa	SRWCs	breg, areg	$R_{a+1}:Ra = (R_{b+1}:R_b >> 1) \mid (C << 15); NZVC;$	nz08NZ0-	2
1101 110s bbbb aaaa	SRBs	breg, areg	$R_a = R_b \gg 1$ ; NZVC;	nz08NZ0-	1
1101 111s bbbb aaaa		breg, areg	$R_{a+1}:R_a = R_{b+1}:R_b >> 1; NZVC;$	nz08NZ0-	2
1110 000s xbbb aaaa	IBs	breg, areg	$R_a = DAL[7:0]$ or DAT[15:8]; NZ, V=0; depending on $R_b$ field:	nzNZ0-	1
		<i>U</i> , <i>U</i>	- 0 - upper byte, DAL[15:8]		
			- 1 - lower byte, DAL[7:0]		
			- 2 - upper byte if A[0]=1,lower byte if A[0]=0		
			- 3 - lower byte if A[0]=1, upper byte if A[0]=0		
			- 4 - upper byte, DAL[15:8], RMW		
			- 5- lower byte, DAL[7:0], RMW		
			- 6 - upper byte if A[0]=1, lower byte if A[0]=0, RMW		
			- 7 - lower byte if A[0]=1, upper byte if A[0]=0, RMW		
1110 001s xbbb aaaa	IWs	breg, areg	$R_{a+1}$ : $R_a = DAL$ ; NZ, V=0; depending on $R_b$ field:	nzNZ0-	2
			- 0 - load designated registers only		
			- 1 - load TR, G=DAL[6:4], set ICC flag		
			- 2 - load TR, G=DAL[8:6], set ICC flag		
			- 3 - load TR, set ICC flag		
			- 4 - READ-MODIFY-WRITE (RMW)		
			- 5 - load TR, G=DAL[6:4], set ICC flag, RMW		
			- 6 - load TR, G=DAL[8:6], set ICC flag. RMW		
1110 010	IGD	,	- 7 - load TR, set ICC flag, RMW	NFO	1
1110 010s xxbb aaaa	ISBs	breg, areg	$R_a = DAL[7:0]$ or DAT[15:8]; NZ, V=0; depending on $R_b$ field:	nzNZ0-	1
			- 0/4 - upper byte, DAL[15:8]		
			- 1/5 - lower byte, DAL[7:0] - 2/6 - upper byte if A[0]=1,lower byte if A[0]=0		
1110 011s xxxx aaaa	ISWs	hear area	- 3/7 - lower byte if A[0]=1, upper byte if A[0]=0 R <sub>a+1</sub> :R <sub>a</sub> = DAL; NZ, V=0;	nzNZO-	2
1110 0113 XXXX dddd	15 W S	breg, areg	$R_{a+1}$ : $R_a = DAL$ ; $NZ$ , $V=0$ ;	112 1120	
1110 100x xxxx xxxx 1110 110s bbbb aaaa	MIo	breg, areg	- 141 B B		
1110 1108 DDDD aaaa	MIs			_	1
	TUD		$next MI \models R_b:Ra;$	-	1
1110 1111	LTR	breg, areg	$\text{next MI} \models \text{R}_b : \text{Ra};$	-	1 2
1110 1111 xxxx xxxx	-	breg, areg		-	2
1111 0000 bbbb aaaa	- RIB1	breg, areg	$DAL = R_b: Ra; R_a = R_a + 1;$	nz48	2
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa	RIB1 WIB1	breg, areg breg, areg breg, areg	$\begin{aligned} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \end{aligned}$	nz48	1 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa	RIB1 WIB1 RIW1	breg, areg breg, areg breg, areg breg, areg	$\begin{aligned} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \end{aligned}$	nz48 nz48 nz48	1 1 2
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa	RIB1 WIB1 RIW1 WIW1	breg, areg breg, areg breg, areg breg, areg breg, areg breg, areg	$\begin{aligned} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \end{aligned}$	nz48 nz48 nz48 nz48	1 1 2 2
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1110 0100 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2	breg, areg	$\begin{split} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \end{split}$	nz48 nz48 nz48 nz48 nz48	1 1 2 2 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1110 0100 bbbb aaaa 1111 0101 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2	breg, areg	$\begin{split} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \end{split}$	nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 2 1 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0100 bbbb aaaa 1111 0101 bbbb aaaa 1111 0101 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2	breg, areg	$\begin{split} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ \end{split}$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	2 1 1 2 2 1 1 2
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0110 bbbb aaaa 1111 0101 bbbb aaaa 1110 0110 bbbb aaaa 1111 0111 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2	breg, areg	$\begin{aligned} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \end{aligned}$	nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 2 1 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1110 0011 bbbb aaaa 1111 0011 bbbb aaaa 1110 0100 bbbb aaaa 1111 0110 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2 R	breg, areg	$\begin{split} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : R_a : R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : R_a : R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : R_a : R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : R_a : R_b : R_a : R_b : R_a = R_b : R_a = R_b : R_a : R_b : R$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 1 1 1 2 2 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0100 bbbb aaaa 1111 0101 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 1011 bbbb aaaa 1111 1001 bbbb aaaa	- RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2 R WIW2	breg, areg	$\begin{split} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \end{split}$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 1 1 2 2 1 1 2 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0100 bbbb aaaa 1111 0101 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 1001 bbbb aaaa 1111 1001 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2 R W	breg, areg	$\begin{split} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \\ DAL &$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 1 1 2 2 1 1 1 2 1 1 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0100 bbbb aaaa 1111 0101 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 0100 bbbb aaaa 1111 1001 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2 R W WA	breg, areg	$\begin{aligned} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \end{aligned}$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0100 bbbb aaaa 1111 0101 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 1001 bbbb aaaa 1110 1010 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2 R W WA	breg, areg	$\begin{array}{l} DAL = R_b : Ra; \ R_a = R_a + 1; \\ DAL = R_b : Ra; \ R_a = R_a + 1; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL = R_b : Ra; \ R_a = R_a + 2; \\ DAL = R_b : Ra; \ R_a = R_a + 2; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL = R_b : Ra; \\ DAL = R_$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 1 1 2 2 1 1 1 2 1 1 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0100 bbbb aaaa 1111 0101 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 0100 bbbb aaaa 1111 1001 bbbb aaaa 1110 1010 bbbb aaaa 1111 1011 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2 R W WA	breg, areg	$\begin{aligned} DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_a = R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL &= R_b : Ra; \end{aligned}$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1
1111 0000 bbbb aaaa 1111 0001 bbbb aaaa 1110 0010 bbbb aaaa 1111 0011 bbbb aaaa 1111 0100 bbbb aaaa 1111 0101 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 0111 bbbb aaaa 1111 1001 bbbb aaaa 1110 1010 bbbb aaaa	RIB1 WIB1 RIW1 WIW1 RIB2 WIB2 RIW2 WIW2 R W WA OB	breg, areg	$\begin{array}{l} DAL = R_b : Ra; \ R_a = R_a + 1; \\ DAL = R_b : Ra; \ R_a = R_a + 1; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 1; \\ DAL = R_b : Ra; \ R_a = R_a + 2; \\ DAL = R_b : Ra; \ R_a = R_a + 2; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL = R_b : Ra; \ R_b : R_a = R_b : R_a + 2; \\ DAL = R_b : Ra; \\ DAL = R_$	nz48 nz48 nz48 nz48 nz48 nz48 nz48 nz48	1 1 2 2 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1