## Register file and its addressing with R<sub>b</sub>/R<sub>a</sub> fields

	Rb/Ra = 1111	RF/0	GF	Rb/Ra = 0001, G=	111 G-index, 3 bits	
	Rb/Ra = 1110	RE/O	GR	Rb/Ra = 0000, G=111		
	Rb/Ra = 1101	RD/	GD	Rb/Ra = 0001, G=	110	
	Rb/Ra = 1100	RC/0	GC	Rb/Ra = 0000, G=	110	
Rb/Ra = 1011	R	В		GB	Rb/Ra = 0001, G=101	
Rb/Ra = 1010	R	A		GF	Rb/Ra = 0000, G=101	
Rb/Ra = 1001	R	19		G9	Rb/Ra = 0001, G=100	
Rb/Ra = 1000	R	28	G8		Rb/Ra = 0000, G=100	
Rb/Ra = 0111	R	7	(	G7	Rb/Ra = 0001, G=011	
Rb/Ra = 0110	R6		<b>G6</b>		Rb/Ra= 0000, G=011	
Rb/Ra = 0101	R5		G5		Rb/Ra = 0001, G=010	
Rb/Ra = 0100	R4		G4		Rb/Ra = 0000, G=010	
Rb/Ra = 0011	R	13	G3		Rb/Ra = 0001, G=001	
Rb/Ra = 0010	R	22	(	G2	Rb/Ra= 0000, G=001	
			(	G1	Rb/Ra = 0001, G=000	
			(	G0	Rb/Ra = 0000, G=000	

## **Arithmetic operation flags**

NB	ZB	C4	<b>C8</b>	N	Z	V	C

This flag is set if the most significant bit of the result of a byte or a word operation is a 1. This flag is cleared otherwise (except for SRW and SRWC).	always updated
(except for SKW and SKWC).	
This flag is set if the result of a byte or a word operation is "0". This flag is cleared otherwise.	always updated
This flag is used only for operations involving decimal arithmetic. It is set if a carry from the third bit to the fourth bit is a "1". This flag is cleared otherwise.	arithmetic ops
This flag is set if the carry from the most significant bit is a "1" or if the result of a shift operation is to shift off a "1".  This flag is cleared otherwise. Note that this status bit is not set to borrow for subtract as in the case with the C Condition Code Flag.	arithmetic ops
This flag is set if the most significant bit of the result of a byte or a word operation is a "1". This flag is cleared otherwise.	updated if s
This flag is set if the result of a byte or a word operation is zero. This flag is cleared otherwise.	updated if s
This flag is set if an arithmetic operation results in an overflow. This flag is cleared if no overflow occurs or if operation performed is not an arithmetic operation.	arithmetic ops
<ul> <li>This flag monitors bits which are carried, borrowed, or shifted as follows:</li> <li>Add and Increment - this flag is set if there is a carry from the most significant bit of a byte or a word operation. This flag is cleared otherwise.</li> <li>Subtract and Decrement - this flag is set if there is a borrow (complement of carry) from the most significant bit of a byte or a word operation. This flag is cleared otherwise.</li> <li>Shift - This flag is set if the result of a right or left shift operation causes a "1" to shift off the end of the byte or word. This flag is cleared otherwise.</li> <li>Note that the C flag is affected only for operations in the areas listed above.</li> </ul>	add/, inc/dec, shifts
	This flag is used only for operations involving decimal arithmetic. It is set if a carry from the third bit to the fourth bit is a "1". This flag is cleared otherwise.  This flag is set if the carry from the most significant bit is a "1" or if the result of a shift operation is to shift off a "1". This flag is cleared otherwise. Note that this status bit is not set to borrow for subtract as in the case with the C Condition Code Flag.  This flag is set if the most significant bit of the result of a byte or a word operation is a "1". This flag is cleared otherwise.  This flag is set if the result of a byte or a word operation is zero. This flag is cleared otherwise.  This flag is set if an arithmetic operation results in an overflow. This flag is cleared if no overflow occurs or if operation performed is not an arithmetic operation.  This flag monitors bits which are carried, borrowed, or shifted as follows:  • Add and Increment - this flag is set if there is a carry from the most significant bit of a byte or a word operation. This flag is cleared otherwise.  • Subtract and Decrement - this flag is set if there is a borrow (complement of carry) from the most significant bit of a byte or a word operation. This flag is cleared otherwise.  • Shift - This flag is set if the result of a right or left shift operation causes a "1" to shift off the end of the byte

## Register pairs R<sub>b</sub>:R<sub>a</sub> for word opearions

	All, except word right shifts	Word right shift
aaa0	normal operation	not recommended
aaa1	swap bytes R <sub>a</sub> :R <sub>a-1</sub>	normal operation
bbb0	normal operation	not recommended
bbb1	[sign extension of R <sub>b</sub> ]:R <sub>b</sub>	normal operation

s- force update flags NZVC in PSWbbbb- address field for the first operandaaa- address field for the second operand

LLLL - literal data
dddd - jump target address
xIII - interrupt mask

## Western Digital MCP-1600 Command Reference

0000	0 1 1 1						ı	
			l dddd	JMP	addr12	LC = addr;	_	2
0000			dddd	RFS	) ii4b i 25	LC = RR; (return from subroutine)	_	2
			dadad dadad	JZBF	addr8	6 microinstructions page if (!ZB) LC[7:0] = addr8;	_	2
			l dddd	JZBT	addr8	if (ZB) LC[7:0] = addr8;	_	2
			d dddd	JC8F	addr8	if (!C8) LC[7:0] = addr8;	-	2
0001	0000	dddd	d dddd	JC8T	addr8	if (C8) LC[7:0] = addr8;	-	2
0001	0000	dddc	dddd	JIF	addr8	if (!ICC) LC[7:0] = addr8; (indirect condition code)	-	2
0001	0000	dddd	dddd	JIT	addr8	if (ICC) LC[7:0] = addr8;	-	2
			l dddd	JNBF	addr8	if (!NB) LC[7:0] = addr8;	_	2
			d dddd	JNBT	addr8	if $(NB) LC[7:0] = addr8;$	-	2
			dddd	JZF	addr8	if (!Z) LC[7:0] = addr8;	-	2
			dddd dddd	JZT	addr8	if (Z) LC[7:0] = addr8;	-	2
			dada dadad	JCF	addr8	if (!C) LC[7:0] = addr8;		2
			dadad dadad	JCT JVF	addr8 addr8	if (C) LC[7:0] = addr8; if (!V) LC[7:0] = addr8;	_	2
			d dddd	JVT	addr8	if (V) LC[7:0] = addr8;	_	2
			l dddd	JNF	addr8	if (!N) LC[7:0] = addr8;	-	2
			dddd	JNT	addr8	if (N) LC[7:0] = addr8;	-	2
			aaaa	AL	data8, areg	$R_a = R_a + data8; NZVC;$	nz48	1
			aaaa	CL	data8, areg	R <sub>a</sub> - data8; NZVC;	nz48	1
			aaaa	NL	data8, areg	$R_a = R_a \& data8$	nz	1
			aaaa	TL	data8, areg	R <sub>a</sub> & data8;	nz	1
			aaaa	LL	data8, areg	R <sub>a</sub> = data8	nz	1
			XXXX	RI SI	imask8	if imask8[6] I6=0; if imask8[5] I5=0; if imask8[4] I4=0; if imask8[6] I6=1; if imask8[5] I5=1; if imask8[4] I4=1;	_	1
			aaaa	CCF	imask8 areg	if imask8[6] I6=1; if imask8[5] I5=1; if imask8[4] I4=1; R <sub>a</sub> = nz48NZCF;	_	1
			aaaa	LCF	mask4, areg	$R_a = HZ + ONZCC^*$ , $nz48 = R_a[7:4], NZVC = NZVC \& \sim bbbb \mid Ra \& bbbb;$	nz48NZVC	1
			XXXX	RTSR	mask+, arcg	TSR[2:0] = 0	-	1
			aaaa	LGL	areg	$G[2:0] = R_a;$	-	1
0111	0110	XXXX	aaaa	CIB	areg	if (C8) $\{R_a = R_b + 1; NZVC;\}$	nz48	1
			x aaaa	CDB	areg	if (C8) $\{R_a = R_b-1; NZVC;\}$	nz48	1
			XXXX	-				
			aaaa	MBs	breg, areg	$R_a = R_b; NZ, V=0;$	nzNZO-	1
			aaaa	MWs	breg, areg	$R_{a+1}$ : $R_a = R_{b+1}R_b$ ; NZ, V=0;	nzNZO-	2
			aaaa aaaa	CMBs	breg, areg	if (C) $\{R_a = R_b; NZ, V=0;\}$	nzNZ0- nzNZ0-	2
			aaaa	CMWs SLBCs	breg, areg breg, areg	$\begin{split} & \text{if } (C) \; \{ \; R_{a+1} : R_a = R_{b+1} R_b \; ; \; NZ, \; V \!\!=\!\! 0; \} \\ & R_a = (R_b \!\!<\!\! < 1) \;   \; C; \; NZVC; \end{split}$	nz48NZVC	1
			aaaa	SLWCs	breg, areg	$R_{a-1}R_{b} = (R_{b+1}R_{b} + 1 << 1)   C; NZVC;$	nz48NZVC	2
			aaaa	SLBs	breg, areg	$R_a = R_b << 1; NZVC;$	nz48NZVC	1
1000	111s	bbbb	aaaa	SLWs	breg, areg	$R_{a+1}:R_a = R_{b+1}:R_b+1 \ll 1$ ; NZVC;	nz48NZVC	2
			aaaa	ICB1s	breg, areg	$R_a = R_b + 1$ ; NZVC;	nz48NZVC	1
1001	001s	bbbb	aaaa	ICW1s	breg, areg	$R_{a+1}$ : $R_a = R_{b+1}$ : $R_b$ +1; NZVC;	nz48NZVC	2
			aaaa	ICB2s	breg, areg	$R_a = R_b + 2$ ; NZVC;	nz48NZVC	1
			aaaa	ICW2s	breg, areg	$R_{a+1}:R_a = R_{b+1}:R_b+2; NZVC;$	nz48NZVC	2
			aaaa aaaa	TCBs	breg, areg	$R_a = \sim R_b + 1$ ; NZVC;	nz48NZVC	1
			aaaa	TCWs OCBs	breg, areg	$R_{a+1}:R_a = \sim R_{b+1}:\sim R_b+1; NZVC;$ $R_a = \sim R_b; NZ, V=0;$	nz48NZVC nz00NZ00	2
			aaaa	OCBs OCWs	breg, areg breg, areg	$R_a = \sim R_b; NZ, V=0;$ $R_{a+1}:R_a = \sim R_{b+1}:\sim R_b; NZ, V=0;$	nz00NZ00	2
			aaaa	ABs	breg, areg	$R_{a+1}$ , $R_a = R_b$ ; $RZC$ ; $V = 0$ ; $R_a = R_a + R_b$ ; $RZC$ ;	nz48NZVC	1
			aaaa	AWs	breg, areg	$R_{a-1}:R_a=R_{a+1}:R_a=R_{a+1}:R_b; NZVC;$	nz48NZVC	2
1010	010s	bbbb	aaaa	CABs	breg, areg	if (C) $\{R_a = R_a + R_b; NZVC; \}$	nz48NZVC	1
			aaaa	CAWs	breg, areg	if (C) $\{R_{a+1}:R_a = R_{a+1}:R_a + R_{b+1}:R_b; NZVC;\}$	nz48NZVC	2
			aaaa	ABCs	breg, areg	$R_a = R_a + R_b + C; NZVC;$	nz48NZVC	1
			aaaa	AWCs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a + R_{b+1}:R_b + C; NZVC;$	nz48NZVC	2
			aaaa	CAD	breg, areg	if (!C4) $R_a[3:0] += R_b[3:0]$ ; if (!C8) $R_a[7:4] += R_b[7:4]$ ; NZVC;	nz48NZ01	1
			XXXX	-	,	16 (TOC) (D. D. D. D. D. D. NEWS	m = 4.0315.01	
			aaaa aaaa	CAWIs	breg, areg	if (ICC) $\{R_{a+1}: R_a = R_{a+1}: R_a + R_{b+1}: R_b; NZVC;\}$	nz48NZ01	2
			aaaa	SBs SWs	breg, areg	$R_a = R_a - R_b$ ; NZVC; $R_{a+1}:R_a = R_{a+1}:R_a - R_{b+1}:R_b$ ; NZVC;	nz48NZVC nz48NZVC	2
			aaaa	CBs	breg, areg breg, areg	$\mathbf{R}_{a+1}:\mathbf{R}_a = \mathbf{R}_{a+1}:\mathbf{R}_a - \mathbf{R}_{b+1}:\mathbf{R}_b; \text{ NZVC};$ $\mathbf{R}_a - \mathbf{R}_b; \text{ NZVC};$	nz48NZVC	1
			aaaa	CWs	breg, areg	$R_{a} - R_{b}, 14ZVC,$ $R_{a+1}:R_{a} - R_{b+1}:R_{b}; NZVC;$	nz48NZVC	2
			aaaa	SBCs	breg, areg	$R_{a+1}.R_{a} - R_{b+1}.R_{b}$ , $NZVC$ ;	nz48NZVC	1
			aaaa	SWCs	breg, areg	$R_{a+1}: R_a = R_{a+1}: R_a - R_{b+1}: R_b - C; NZVC;$	nz48NZVC	2
			aaaa	DB1s	breg, areg	$R_a = R_b$ -1; NZVC;	nz48NZ01	1
			aaaa	DW1s	breg, areg	$R_{a+1}:R_a = R_{b+1}:R_{b}-1; NZVC;$	nz48NZ01	2
			aaaa	NBs	breg, areg	$R_a = R_a \& R_b; NZ, V=0;$	nzNZO-	1
			aaaa	NWs	breg, areg	$R_{a+1} : R_a = R_{a+1} : R_a \ \& \ R_{b+1} : R_b; \ NZ, \ V = 0;$	nzNZO-	2
			aaaa	TBs	breg, areg	R <sub>a</sub> & R <sub>b</sub> ; NZ, V=0;	nzNZO-	1
			aaaa	TWs	breg, areg	$R_{a+1}:R_a \& R_{b+1}:R_b; NZ, V=0;$	nzNZO-	2
			aaaa	ORBs	breg, areg	$R_a = R_a \mid R_b; NZ, V=0;$	nzNZO-	1
TIUU	TUTS	מממ	aaaa	ORWs	breg, areg	$R_{a+1}$ : $R_a = R_{a+1}$ : $R_a \mid R_{b+1}$ : $R_b$ ; NZ, V=0;	nzNZ0-	2

Western Digital MCP-1600 Command Reference

Western Digital MCP-1	1600 Com	nand Referer	nce		
1100 110s bbbb aaaa	XBs	breg, areg	$R_a = R_a \wedge R_b$ ; NZ, V=0;	nzNZ0-	1
1100 111s bbbb aaaa	XWs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a \land R_{b+1}:R_b; NZ, V=0;$	nzNZ0-	2
1101 000s bbbb aaaa	NCBs	breg, areg	$R_a = R_a \& \sim R_b; NZ, V=0;$	nzNZ0-	1
1101 001s bbbb aaaa	NCWs	breg, areg	$R_{a+1}:R_a = R_{a+1}:R_a \& \sim (R_{b+1}:R_b); NZ, V=0;$	nzNZ0-	2
1101 01xx xxxx xxxx	-				
1101 100s bbbb aaaa	SRBCs	breg, areg	$R_a = (R_b >> 1)   (C << 7); NZVC;$	nz08NZ0-	1
1101 101s bbbb aaaa	SRWCs	breg, areg	$R_{a+1}:Ra = (R_{b+1}:R_b >> 1)   (C << 15); NZVC;$	nz08NZ0-	2
1101 110s bbbb aaaa	SRBs	breg, areg	$R_a = R_b \gg 1$ ; NZVC;	nz08NZ0-	1
1101 111s bbbb aaaa	SRWs	breg, areg	$R_{a+1}:Ra = R_{b+1}:R_b >> 1; NZVC;$	nz08NZ0-	2
1110 000s xbbb aaaa	IBs	breg, areg	$R_a = DAL[7:0]$ or DAT[15:8]; NZ, V=0; depending on $R_b$ field:	nzNZ0-	1
			- 0 - upper byte, DAL[15:8]		
			- 1 - lower byte, DAL[7:0]		
			- 2 - upper byte if A[0]=1,lower byte if A[0]=0		
			- 3 - lower byte if A[0]=1, upper byte if A[0]=0		
			- 4 - upper byte, DAL[15:8], RMW		
			- 5- lower byte, DAL[7:0], RMW		
			- 6 - upper byte if A[0]=1, lower byte if A[0]=0, RMW		
1110 001			- 7 - lower byte if A[0]=1, upper byte if A[0]=0, RMW		ليل
1110 001s xbbb aaaa	IWs	breg, areg	$R_{a+1}$ : $R_a = DAL$ ; NZ, V=0; depending on $R_b$ field:	nzNZ0-	2
			- 0 - load designated registers only		
			- 1 - load TR, G=DAL[6:4], set ICC flag		
			- 2 - load TR, G=DAL[8:6], set ICC flag		
			- 3 - load TR, set ICC flag		
			- 4 - READ-MODIFY-WRITE (RMW)		
			- 5 - load TR, G=DAL[6:4], set ICC flag, RMW		
			- 6 - load TR, G=DAL[8:6], set ICC flag. RMW		
1110 010s xxbb aaaa	ICD -	t	- 7 - load TR, set ICC flag, RMW	nzNZO-	+
1110 0105 XXDD adda	ISBs	breg, areg	R <sub>a</sub> = DAL[7:0] or DAT[15:8]; NZ, V=0; depending on R <sub>b</sub> field: - 0/4 - upper byte, DAL[15:8]	1121120-	1
			- 1/5 - lower byte, DAL[7:0]		
			- 2/6 - upper byte if A[0]=1,lower byte if A[0]=0		
			- 3/7 - lower byte if A[0]=1, upper byte if A[0]=0		
1110 011s xxxx aaaa	ISWs	breg, areg	R <sub>a+1</sub> :R <sub>a</sub> = DAL; NZ, V=0;	nzNZ0-	2
1110 10xx xxxx xxxx	-	orcg, arcg	N <sub>a+1</sub> .N <sub>a</sub> - DAL, NL, V-0,	112 1120	
1110 110s bbbb aaaa	MIs	breg, areg	next MI  = R <sub>b</sub> :Ra;	_	1
1110 1110 xxxx xxxx	LTR	breg, areg	next III  = R <sub>0</sub> .Ru,	_	2
1110 1111 xxxx xxxx	-	oreg, areg			Ť
1111 0000 bbbb aaaa	RIB1	breg, areg	$DAL = R_b: Ra; R_a = R_a + 1;$	nz48	1
1111 0001 bbbb aaaa	WIB1	breg, areg	$DAL = R_b : Ra; R_a = R_a + 1;$	nz48	1
1111 0010 bbbb aaaa	RIW1	breg, areg	$DAL = R_b:Ra; R_a = R_b:Ra + 1;$	nz48	2
1111 0011 bbbb aaaa	WIW1	breg, areg	DAL = $R_b$ : $R_a$ ; $R_b$ : $R_a = R_b$ : $R_a + 1$ ;	nz48	2
1111 0100 bbbb aaaa	RIB2	breg, areg	$DAL = R_b: Ra; R_a = R_a + 2;$	nz48	1
1111 0101 bbbb aaaa	WIB2	breg, areg	$DAL = R_b : Ra; R_a = R_a + 2;$	nz48	1
1111 0110 bbbb aaaa	RIW2	breg, areg	$DAL = R_b : Ra; R_a = R_b : R_a + 2;$	nz48	2
1111 0111 bbbb aaaa	WIW2	breg, areg	$DAL = R_b:R_a; R_b:R_a = R_b:R_a + 2;$	nz48	2
1111 1000 bbbb aaaa	R	breg, areg	$DAL = R_b: Ra;$	_	1
1111 1001 bbbb aaaa	W	breg, areg	$DAL = R_b:Ra;$	_	1
1111 1010 bbbb aaaa	RA	breg, areg	$DAL = R_b$ : Ra;	_	1
1111 1011 bbbb aaaa	WA	breg, areg	$DAL = R_b Ra;$	_	1
1111 1100 bbbb aaaa	OB	breg, areg	$DAL = R_b:Ra;$	_	1
1111 1101 bbbb aaaa	OW	breg, areg	$DAL = R_b:Ra;$	_	1
1111 1110 bbbb aaaa	OS	breg, areg	$DAL = R_b : Ra;$	_	1
1111 1111 xxxx xxxx	NOP	2.05, 4.05	no operation	_	1
1	. 101		Ino operation	1	1