Skip to content
View AMITROY71's full-sized avatar
  • Noida

Block or report AMITROY71

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE Public

    Verilog 2

  2. ATM-Design ATM-Design Public

    : Underwent 1 month of Training at Dkop Labs. The project was to develop Automated teller machine (ATM) for the bank system with block diagram of finite state machine (FSM) and implemented in FPGA …

  3. Digital-Clock-interfacing-with-FPGA Digital-Clock-interfacing-with-FPGA Public

    Verilog

  4. risc-v-myth-workshop-august-AMITROY71 risc-v-myth-workshop-august-AMITROY71 Public

    risc-v-myth-workshop-august-AMITROY71 created by GitHub Classroom

  5. TCL_Workshop_By_VSD TCL_Workshop_By_VSD Public

    TCL WORKSHOP: FROM INTRODUCTION TO ADVANCED SCRIPTING BY VSD