Skip to content

Small fixes to dpISA 9.7 support #438

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
rockdreamer merged 2 commits into from
Jun 5, 2026
Merged

Small fixes to dpISA 9.7 support #438

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
deac943
Add _bf16_x2 to the supported svluti6_lane suffixes.
rockdreamer Jun 5, 2026
328794e
fix: changelog for dpISA 9.7 changes after Q1 2026 release
rockdreamer Jun 5, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 4 additions & 3 deletions main/acle.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -489,6 +489,9 @@ Armv8.4-A [[ARMARMv84]](#ARMARMv84). Support is added for the Dot Product intrin
* Added [**Alpha**](#current-status-and-anticipated-changes) support
for Brain 16-bit floating-point vector multiplication intrinsics.
* Redesigned atomic store with hints intrinsics.

#### Changes after ACLE Q1 2026

* Added [**Alpha**](#current-status-and-anticipated-changes)
support for SVE2.3 (FEAT_SVE2p3), SME2.3 (FEAT_SME2p3), FEAT_F16F32DOT
dot product intrinsics.
Expand All @@ -505,8 +508,6 @@ Armv8.4-A [[ARMARMv84]](#ARMARMv84). Support is added for the Dot Product intrin
intrinsics.
* Added [**Alpha**](#current-status-and-anticipated-changes)
support for SVE2.3 (FEAT_SVE2p3) and SME2.3 shift right narrow intrinsics.

#### Changes after ACLE Q1 2026
* Bumped armv9.6 intrinsics implementation to [**Beta**](#current-status-and-anticipated-changes)

### References
Expand Down Expand Up @@ -13998,7 +13999,7 @@ Lookup table read with 6-bit indices (16-bit).
Use of this intrinsic if `svcntb() * 8 < 512` results in undefined behaviour.

``` c
// Variants are also available for _u16_x2 and _f16_x2.
// Variants are also available for _u16_x2, _bf16_x2 and _f16_x2.
svint16_t svluti6_lane[_s16_x2](svint16x2_t table, svuint8_t indices, uint64_t imm_idx);
```

Expand Down
Loading