Skip to content
View Alahi07's full-sized avatar
  • 14:04 (UTC -12:00)

Block or report Alahi07

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. XOR_Gate XOR_Gate Public

    SystemVerilog

  2. XNOR_Gate XNOR_Gate Public

    SystemVerilog

  3. 1-2-Demultiplexer 1-2-Demultiplexer Public

    SystemVerilog

  4. Full-Adder-Implementation Full-Adder-Implementation Public

    Implement a full adder to separate block such as and-gate, or-gate, xor-gate.

    Verilog

  5. Full-Subtractor-Implementation Full-Subtractor-Implementation Public

    SystemVerilog

  6. Full-Adder Full-Adder Public

    SystemVerilog