Skip to content
View AustinRye's full-sized avatar
😄
Learning ASIC design and verification
😄
Learning ASIC design and verification
  • Carleton University
  • Ottawa, Ontario

Block or report AustinRye

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Alarm-Clock Alarm-Clock Public

    VHDL 1

  2. austinrye.github.io austinrye.github.io Public

    A personal website for displaying my online resume and projects.

    HTML 1

  3. PortfolioWebsite PortfolioWebsite Public

    Python

  4. PyChess PyChess Public

    A chess game with features such as singleplayer against an AI and multiplayer with server/client functionality.

    Python

  5. HDL-Common-Blocks HDL-Common-Blocks Public

    A package of commonly used HDL blocks.

    SystemVerilog

  6. MIPS-Processor MIPS-Processor Public

    A 32-bit single-cycle MIPS processor based on the RISC instruction set architecture.

    SystemVerilog