😄
Learning ASIC design and verification
4th year Electrical Engineering at Carleton University with a focus in IC design and verification
-
Carleton University
- Ottawa, Ontario
Popular repositories Loading
-
-
austinrye.github.io
austinrye.github.io PublicA personal website for displaying my online resume and projects.
HTML 1
-
-
PyChess
PyChess PublicA chess game with features such as singleplayer against an AI and multiplayer with server/client functionality.
Python
-
-
MIPS-Processor
MIPS-Processor PublicA 32-bit single-cycle MIPS processor based on the RISC instruction set architecture.
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
