

Subject \_\_\_\_\_

Date    /    /   

**MicroProcessor:** General Purpose Processor contains No RAM, No ROM & No I/O ports & can't operate without adding them to it externally

**Micro-controller:** A single specific purpose chip contains CPU, Fixed amount of RAM, ROM & I/O ports used to control embedded systems

**Embedded systems:** systems (electrical or electromechanical devices) controlled by special purpose computer encapsulated inside it

**Mechatronic systems:** systems in which mechanical hardware are integrated with information-driven systems (Micro-controllers)

**n-bit Processor:** 1-) Processor work only on n-bit of data at a time

2-) Data larger than n-bit has to be broken into n-bit pieces to be processed



## Micro-Processor:

- We need to connect Peripherals externally so it makes circuit large
- Due to the external component the total power consumption is high so it's not ideal for the devices running on stored power like batteries
- Most of MP don't have power saving feature
- based on the von-Neumann model where program & data are stored in the same memory module
- MP-based system can run at a very high speed because of the technology involved
- it's useful for general purpose application that allow you to handle loads of data
- Watch dog timer don't exist in MPU system
- MP is a core of computer system

## Micro-controller

- The peripherals such as RAM, ROM, I/O & timers are built in so it's available in one single chip
- as external components are low total power consumption is less so it can be used with devices running on stored power like batteries
- Most of MC offer power saving mode
- based on harvard architecture where program & data are stored in separate memory module
- MC based system run up to 200 MHz or more depending on the architecture
- it's useful for application specific system
- MCU have WDT to ensure that the program is executed correctly
- MC embedded inside some other devices



Subject \_\_\_\_\_

Date \_\_\_\_/\_\_\_\_/\_\_\_\_

- Von-Neumann: → Single common memory spaces where program instruction & data are stored
  - ↳ There is a single data bus fetches both instruction & data
- Harvard: → separate memory area for instruction & another are for data
  - ↳ one bus connects the CPU to the RAM & another connect the CPU to ROM



PRoM: Programmed RoM

- ↳ can be programmed

- ↳ For every bit there is a FUSE

- ↳ Programmed by blowing the Fuse

- ↳ Programmed only burned 1 Time

- ↳ Masked RoM: Not user programmed RoM

- ↳ are programmed by IC Manufacture

- ↳ OTP one time programmed

- Like BIOS - Bootloader

- ↳ EPROM Erasable Programmed RoM

- ↳ We can program & erase much time

- ↳ Need burner to put your code

- ↳ IT can be erased while it is in the system board



RAM  $\rightarrow$  Random access Memory  $\rightarrow$  Based on MosFET

$\hookrightarrow$  Read Write memory

$\hookrightarrow$  Volatile memory


$\hookrightarrow$  Data access memory is very Fast

① **SRAM**. Static Random access Memory

$\hookrightarrow$  6 ترانزیستور

$\hookrightarrow$  Form Form Bit line True & Bit line complement

$\hookrightarrow$  2 inverse & Feedback on each other



$\hookrightarrow$  cell are Made of FlipFlop & Therefore don't require refreshing in order to keep their data

$\hookrightarrow$  **It's Advantage:**  $\rightarrow$  SRAM Performance better than DRAM in speed

$\hookrightarrow$  it used to create speed sensitive cache

$\hookrightarrow$  it has medium power consumption

$\hookrightarrow$  **It's DisAdvantages:**  $\rightarrow$  expensive compare to DRAM

$\hookrightarrow$  has complex design

$\hookrightarrow$  Problem of Flip Flop each Bit require at least 6 transistor

$\hookrightarrow$  low capacity than DRAM

$\hookrightarrow$  When Power lost data lost




→ DRAM: Dynamic Random access memory

↳ consist of 1 capacitor & 1 transistor

↳ Is volatile

↳ Fast compare to Flash



→ There small leakage path from the drain into the substrate when the gate is off

↳ Through the reverse current junction here the capacitor will discharge

↳ ① It's lower than SRAM's price power consumption

② Using capacitor to store data cut down the number of transistor to build the cell

③ Capacitor is require constant refreshing due to charge leakage

④ While refreshing the data can't be accessed



Why ROM is Read only Memory although i can write on it ?

↳ It's Referred to as ROM since in the normal operation, the CPU doesn't have

the capability to write to it

↳ It may be written to by an external device or they may be a special configuration

within the system wherein the CPU is granted access to write to it



Subject \_\_\_\_\_

Date \_\_\_\_/\_\_\_\_/\_\_\_\_

| Type       | Volatile | ReWritable | Erase size | Max erase cycle | Cost Per Byte | Speed       |
|------------|----------|------------|------------|-----------------|---------------|-------------|
| SRAM       | Yes      | Yes        | Byte       | unlimited       | expensive     | Fast        |
| DRAM       | Yes      | Yes        | Byte       | unlimited       | Moderate      | Moderate    |
| Masked ROM | No       | No         | —          | —               | Inexpensive   | Fast        |
| PROM       | No       | once       | —          | —               | Moderate      | Fast        |
| EPROM      | No       | Yes        | Entire     | limited         | Moderate      | Fast        |
| EEPROM     | No       | Yes        | Byte       | limited         | expensive     | Fast / Slow |
| Flash      | No       | Yes        | Sector     | limited         | Moderate      | Fast / Slow |
| NVRAM      | No       | Yes        | Byte       | unlimited       | expensive     | Fast        |