CONTENTS

LIST OF FIGURES

I. INTRODUCTION

THIS lab will reinforce the idea of modularity as we design modules which depend on a clock. Clocking circuits allows the synchronization of large blocks of logic.

A. Posedge and Negedge in the sensativity list

B. What a Register really is

II. LAB PROCEDURE

III. LAB REPORT

IV. CONCLUSION