

# CPEEEE64

DECEMBER 21, 2013

---

## Lab Three: Introduction to Verilog

---

*Authors:*

Benjamin SMITH

*Instructor:*

Dennis DHALQUIST

### **Abstract**

Two input logic gates are synthesized for the Altera Cyclone IV FPGA using the Quartus IDE. The logic gates are verified using a System Verilog testbench and Mentor's Modelsim HDL simulator

## CONTENTS

<b>I</b>	<b>Introduction</b>	<b>2</b>
I-A	Verilog Design Entry . . . . .	2
I-B	Verilog Modularity . . . . .	2
I-C	Anatomy of a Verilog Module . . . . .	2
I-D	Instantiation of a Verilog module . . . . .	2
I-E	Parameterization of Verilog modules . . . . .	3
I-F	Test Bench for automated debugging . . . . .	3
I-G	Included Screenshots . . . . .	3
<b>II</b>	<b>Laboratory Procedure</b>	<b>3</b>
II-A	Verilog Testbench . . . . .	3
II-B	Verilog Testbench II . . . . .	4
II-C	4-bit and Constant Adder Synthesis . . . . .	4
II-D	4-bit Full Adder Synthesis . . . . .	4
II-E	Design of Comparator . . . . .	4
<b>III</b>	<b>Lab report</b>	<b>4</b>
III-A	figures to include . . . . .	4
III-B	Questions to Answer . . . . .	5
	<b>References</b>	<b>5</b>

## LIST OF FIGURES

1	Example output of testbench . . . . .	3
---	---------------------------------------	---

## LISTINGS

1	Example Module . . . . .	2
2	Module instantiation template . . . . .	3
3	Module instantiation template with parameterization . . . . .	3
4	Module instantiation from Adder test bench . . . . .	3
5	Template for System Verilog assertion . . . . .	4
6	Assertion Example from test bench . . . . .	4

## I. INTRODUCTION

THIS lab will introduce Verilog's behavioral modeling ability. It is a powerful tool that allows the programmer to abstract themselves from the burdens of structural modeling. In the previous lab we used what's called structural modeling, we created individual gate "structures" and wired them together to implement the design. This is the most basic use of Verilog but imagine creating Karnaugh maps for all 72 GPIO pins, or better yet the 548 user configurable pins on the Stratix [1]. This is simply unreasonable, behavioral modeling allows the use of higher level statements like Ifs and Cases. if you don't know what these are, don't worry, we will explore them thoroughly in this lab. The purpose of this lab is to introduce the following concepts:

- Verilog behavioral modeling
- Construction of adders and Comparitors
- Verilog's constant syntax
- Verilog behavioral blocks
- Testbench assertions
- Instantiate a System Verilog module
- Use a System Verilog Testbench
- Synthesize Verilog code for a FPGA

### A. Verilog Design Entry

Verilog is a powerful way to describe circuits. Logic diagrams like those being used in lecture can become cumbersome in large designs. "Text based design entry" can be less prone to error because it is easier to track differences in large designs. Verilog is a text based hardware descriptive language the begun being used in ASIC(Application Specific Integrated Circuit). It is now the language of choice for FPGAs(Field Programmable Gate Array) and CPLDs(Computer Programmable Logic Devices). Quartus provides a comprehensive solution for testing Verilog and synthesizing it for use on their FPGAs and CPLDs.

### B. Verilog Modularity

One of the most important features of Verilog is it's ability to reuse a design. Reusing code allows you to rapidly assemble and test new designs. The ability to rapidly prototype a design is one the biggest advantages of the FPGA. Reusing these modules is very similar to how you would reuse code in the workplace to be more productive. You

could think of this as the source libraries that would be available at the company that you might work for.

### C. Anatomy of a Verilog Module

The "module" is at the heart of Verilog. Cleaver design will allow you to create a module that you can reuse in many designs.

```

1 //      Title: Example Module for CPE/EEE64
2 //      Author: Smart Guy
3 // Description: This module serves as a template for
4 //               SystemVerilog modules
5 module <ModuleName> (
6     input  wire    <PortName>,
7     input  wire    [7:0] <PortName>,
8     output reg     <PortName>,
9     output reg     [7:0] <PortName>
10 );
11 always @posedge(<SensitivityList>)
12     begin
13         //logic goes here
14     end
15 endmodule
16

```

Listing 1. Example Module

Notice the [7:0] next to the wire declarations. This is a way to declare a "parallel" bus. We are just hooking up 7 wires at once. Compare this template to the example constant adder module from the Laboratory Procedure section.

```

1 //|      Title: Example adder module for CSUS CPE/
2 //|      EEE64
3 //|      Author: Ben Smith
4 //| Description: This module will add a specified
5 //|               number to a constant parameter.
6 module Adder (
7     input    wire    [3:0]    UserNumber,
8     output   reg     [7:0]    sum = 0
9 );
10
11     parameter constant = 4'b0000;
12
13     //| This is a verilog behavioral block that
14     //|   executes whenever UserNumber changes value
15     always @(UserNumber)
16     begin
17         sum = constant + UserNumber;
18     end
19 endmodule

```

### D. Instantiation of a Verilog module

At the core of modular design is the module instantiation. Think of it of plopping a piece of hardware down on a breadboard. You could make a LS7400 Verilog module and every instantiation would be another discrete device just like using a real LS7400 on your breadboard. In Verilog the module name, `jModulej` in the listing below, is the name of the module you are instantiating.

```

1 <Module><InstanceName> (
2   .<PortName> (<Wire>),
3   .<PortName> (<Reg>)
4 );
5

```

Listing 2. Module instantiation template

### E. Parameterization of Verilog modules

A Verilog module's parameters allow a module to be reused in a number of different situations. An example would be a variable length shift register. In one application you might need a 32-bit version in another a 64-bit. Building the module in a particular manner will allow a parameter to control the length with the parameter. The parameter and its default value is specified in the Adder Module on line

```

1 parameter constant = 4'b0000;
2

```

This is the Value that will be used if the parameter is not specified in the module instantiation. An example of parameter usage when instantiating a new module is below. Anything in angle brackets is something that you will need to replace with the information from your design.

```

1 <Module> # (
2   .ParameterName (ParameterValue)
3 ) <InstanceName> (
4   .<PortName> (<Wire>),
5   .<PortName> (<Reg>)
6 );
7

```

Listing 3. Module instantiation template with parameterization

Notice the addition of the #() before the instance name in the last design. We can see the adder module instantiation in the test bench follows this syntax.

```

1 Adder # (
2   .constant (SpecifiedConstant)
3 ) AdderDUT (
4   .UserNumber (Number),
5   .sum (Sum)
6 );
7

```

Listing 4. Module instantiation from Adder test bench

### F. Test Bench for automated debugging

Verilog roughly breaks into two halves synthesizable and non-synthesizable. FPGAs synthesis cantake a very long time, using a simulator to verify individual modules can be much faster than

resynthesizing the entire design. The Testbench also offers a unique ability to check expected outputs and generate test stimulus. We will use a test bench to check the provided Verilog modules are providing the desired operation in part C of the procedure. This simulation should be verified against the known truth table for the logic gate to ensure the module is accurate. Verification is a very important topic in logic design.<sup>1</sup>

### G. Included Screencasts

- 1) TIME - Some video
- 2) TIME - Some video
- 3) TIME - Some video
- 4) TIME - Some video

## II. LABORATORY PROCEDURE

### A. Verilog Testbench

**T**HIS section will explore the basics of Modelsim and using a Verilog Testbench in Modelsim. The schematic representation of the first lab's logic blocks have been replaced with Verilog behavioral code. Using a simulator for single logic gates is a bit asinine but the experience gained with the example test bench will help you greatly in the future, particularly when you write your own testbench in the next lab. Start a new simulation and add the waveforms as shown in screencast 2. Figure II-A shows an example of what the wave section should look like.




Fig. 1. Example output of testbench

Take a moment to look at the simulation transcript, it provides the states of the logic elements being tested. I prefer having the simulator give a

<sup>1</sup>If you are particularly driven to be an expert in programmable logic I highly recommend a series of MOOC courses on debugging taught by Andreas Zeller on debugging. Both classes deal only with Python but the way of thinking is important topic. The classes are [Software Testing](#) and [Software Debugging](#) the first few videos in each series cover the important topics. Keep in mind these classes are outside the scope of this class and I only offer them because how much they helped me be a better designer.

test listing instead of reading the waveforms. This is from the \$display() lines in the testbench. listing the outputs can be a very powerful debugging tool. I typically use the \$assert() statement, which will be explored below, which can execute two different blocks of code based on a logical test and alert you when an unexpected result is produced.

```

1 A:0 B:0 - Inverter:1 AND:0 OR:0 NAND:1
2 A:0 B:1 - Inverter:1 AND:0 OR:1 NAND:1
3 A:1 B:0 - Inverter:0 AND:0 OR:1 NAND:1
4 A:1 B:1 - Inverter:0 AND:1 OR:1 NAND:0
5

```

## B. Verilog Testbench II

Verification is more than half the battle when working with Verilog. Mentor Graphics HDL simulator Modelsim is installed with Quartus. Modelsim is used extensively in logic design with Verilog. Fortunately Verilog offers a number of tools to make checking your code easier. The first of which is the assertion; it will run two different blocks of code depending on if a logical condition is met, It works much like an if statement that might be more familiar.

```

1 /// This assertion will list an error if not met
2 assert (Logical statement)
3   <code-for-true-case>
4 else
5   <code-for-false-case>
6

```

Listing 5. Template for System Verilog assertion

The same code is used to test the adder from this lab's example code. The true case is used to display the valid output of the module. The false case throws a simulation error and shows the user the case.

```

1 /// This assertion will list an error if not met
2 assert (Sum == SpecifiedConstant + Number)
3   $display("Case %d: Pass", Number);
4 else
5   $error("Case %d: FAIL:%d + %d /= %d", Number,
6     Number, SpecifiedConstant, Sum);

```

Listing 6. Assertion Example from test bench

The logical statement in this code block checks to see if the output of the module is equal to the sum of specified constant and Number. Many designers write the test bench from specification in advance of the Verilog module. Testing should be an integral part of Verilog development from the beginning.

All of the code from this first section is provided in source.zip. There is quite a learning curve to this

part, be sure to watch the screen cast which describes the included modules. You will be assigned a constant by the lab instructor that the input number will be added to. This number should be entered as a parameter in the adder module's instantiation as is done in the test bench.

## C. 4-bit and Constant Adder Synthesis

The second section's adder will be synthesized and loaded onto the FPGA for this section. Use your dip switches and the LED circuits from the previous labs to test the adder for expected operation. This section is included with the example code, all you need to do is change the constant and test its operation.

## D. 4-bit Full Adder Synthesis

This section requires the previous sections code to be modified to add two 4-bit inputs. This will require the removal of the previous modules' parametrization and the addition of an additional input port.

## E. Design of Comparator

This section requires the previous sections code to be modified to add two 4-bit inputs. This will require the removal of the previous modules' parametrization and the addition of an additional input port.

## III. LAB REPORT

**D**OCUMENTATION is the most important part of an engineer's job. The sharper your writing skills the more employable you will be. Keep that in mind as you have to churn out documentation throughout college. This lab manual is written in almost textbook This particular lab report will require:

### A. figures to include

- Code listing of Full Adder
- Code listing for comparator
- It's important to remember Verilog is a Hardware Descriptive Language. The synthesis actually implements the Verilog in code. Quartus contains what are called "Netlist Viewers" that show the actual implementation. take a look

at how Quartus synthesized your design as is shown in screencastX. Include screen captures of the combinatorial blocks listed in your design.ww

*B. Questions to Answer*

- 1) Do you think you would prefer the schematic design entry method of Lab two or the text based representation of this lab? In what situations do you think Schematic entry would be better, in which situations would Text base be advantageous.

REFERENCES

- [1] Altera. (2013) Stratix family overview. [Online]. Available: <http://www.altera.com/devices/fpga/stratix-fpgas/stratix/stratix-gx/overview/sgx-overview.html>