

Lab Three: Introduction to Verilog

Ben Smith

Abstract—Basic properties of the Verilog and System Verilog hardware descriptive languages are described in this document. The focus is on Behavioral modeling, automated verification and modular design.

I. INTRODUCTION

LAB three will introduce text based design entry, and in particular, Verilog's behavioral modeling ability. Verilog is a powerful tool that allows the digital designer to abstract themselves from the burdens of structural modeling. Text based design entry is the Industry standard for digital design. The two most prevalent languages, Verilog and VHDL, are both IEEE standards. In the previous lab, we used schematic representations of gates to implement a design. Individual gate structures and wired them together to implement the design. Representing the design as a schematic provides an intuitive explanation of what was built on the FPGA but can become cumbersome in large designs. Imagine creating Karnaugh maps for all 72GPIO pins, or better yet the 548 user configurable pins on the Altera's larger FPGA, the Stratix [1]. Verilog provides a concise way to describe the behavior of large systems. Behavioral modeling allows the use of higher level statements like *if* and *case* statements that can implement complex functionality in only a few lines of HDL. If you don't know what these programming constructs are, don't worry, we will explore them in lab. The purpose of this lab is to introduce the following concepts:

- Verilog behavioral modeling
- Verilog's constant syntax
- Verilog behavioral blocks
- Testbench assertions
- Instantiate a System Verilog module
- Use a System Verilog Testbench
- Synthesize Verilog code for an FPGA

A. Verilog Design Entry

Verilog is a powerful way to describe circuits. Logic diagrams like those being used in lecture can become cumbersome in large designs. *Text based design entry* can be less prone to error because it is easier to track differences in large designs with a *diff* tool than a sprawling schematic. Verilog is a text based hardware descriptive language the begun being used in ASIC(Application Specific Integrated Circuit). It is now the language of choice for FPGAs(Field Programmable Gate Array) and CPLDs(Computer Programmable Logic Devices). It is important to note that if you have some programming experience Verilog is superficially similar to many programming languages. Quartus provides a comprehensive solution for testing Verilog and synthesizing it for use on their FPGAs and CPLDs. Altera offers a tutorial very similar to the one used in Lab Two for Verilog design entry instead of the graphical method. The same tutorial that was used in lab one is also written for Verilog design entry, it can be [found here](#) for the interested reader.

B. Anatomy of a Verilog Module

The *module* is at the heart of Verilog. Clever design will allow you to create a module that you can reuse many times. These labs will stress design for re-usability as it is the core of efficiency in the workplace.

```

1 module <ModuleName>(
2     input  wire    <PortName>,
3     input  wire    [7:0] <PortName>,
4     ....//arbitrary number of ports here
5     output reg    <PortName>,
6     output reg    [7:0] <PortName>
7 );
8
9 always @(<SensitivityList>)
10     begin
11         //logic goes here
12     end
13 endmodule

```

Listing 1: Template for System Verilog Modules

Notice the [7:0] next to the wire declarations. This is a way to declare a *parallel* bus. Seven wires are being connected at once. Compare this template to the example constant adder module from the Laboratory Procedure section.

```

1 module Adder (
2     input  wire    [3:0]    UserNumber,
3     output reg    [7:0]    sum = 0
4 );
5
6 parameter constant = 4'b0000;
7
8 //| This is a verilog behavioral block that executes
9 //| whenever UserNumber changes value
10 always @(UserNumber)
11     begin
12         sum = constant + UserNumber;
13     end
14 endmodule

```

Listing 2: Adder from example code

C. Verilog Modularity

One of the most important features of Verilog is its ability to reuse a design. Reusing code allows you to rapidly assemble and test new designs. The configurability of the FPGA allows a designer to rapidly prototype a design. Reusing these modules is very similar to how you would reuse code in the workplace to be more productive. You could think of this as the source libraries that would be available at the company that you might work for.

D. Instantiation of a Verilog module

At the core of modular design is the module instantiation. Instantiating a module is just like using a discrete IC. You could make a LS7400 Verilog module and every instantiation would be another discrete device just like using a real LS7400 on your breadboard.

```

1 <Module><InstanceName>(
2     .<PortName>(<Wire>),
3     .<PortName>(<Reg>)
4 );

```

Listing 3: Template for System Verilog module instantiation

E. Parameterization of Verilog modules

A Verilog module's parameters allow a module to be reused in a number of different situations. An example would be a variable length shift register. In one application you might need a 32-bit version in another a 64-bit. Building the module in a particular manner will allow a parameter to control the length with the parameter. The parameter and its default value is specified in the Adder Module on line

```
parameter constant = 4'b0000;
```

This parameter is the Value that will be used if none is specified in the module instantiation. An example of parameter usage when instantiating a new module in Listing 4 Anything in angle brackets is something that you will need to replace with the information from your design.

```
1 <Module>#(
2   .<ParameterName>()
3   )<InstanceName>(
4     .<PortName>(<Wire>),
5     .<PortName>(<Reg>)
6   );
```

Listing 4: Paramaterized instantiation example

Notice the addition of the #() before the instance name in the last design. We can see the adder module instantiation in the test bench follows this syntax.

```
1 Adder #(
2   .constant (SpecifiedConstant)
3   )AdderDUT (
4     .UserNumber (Number),
5     .sum (Sum)
6   );
```

Listing 5: Instantiation example form the testbench

F. Test Bench for automated debugging

The Verilog language roughly breaks into two halves synthesizable and non-synthesizable. The FPGA synthesis can take a very long time, using a simulator to verify individual modules can be much faster than resynthesizing the entire design. The Testbench also offers a unique ability to check expected outputs. This will ensure your design behaves as expected. We will use a test bench to check the provided Verilog modules are providing the desired operation in part C of the procedure. This simulation should be verified against the known truth table for the logic gate to ensure the module is accurate. Verification is a very important topic in logic design.¹

```
1 localparam SpecifiedConstant = 4'b0001;
2
3 module adderTestbench();
4   //
5   // Local reg/wire declarations
6   //-----
7   reg          SimClk = 0;
8   reg [3:0]    Number = 0;
9   wire [7:0]   Sum;
10  //
```

¹If you are particularly driven to be an expert in programmable logic I highly recommend a series of MOOC courses on debugging taught by Andreas Zeller on debugging. Both classes deal only with Python but the way of thinking is important topic. The classes are [Automated Software Testing](#) and [Software Debugging](#) the first few videos in each series cover the important topics. Keep in mind these classes are outside the scope of this class and I only offer them because how much they helped me be a better designer.

```
12 // DUT instantiation
13 //-----
14 Adder #(
15   .constant (SpecifiedConstant)
16   )AdderDUT (
17     .UserNumber (Number),
18     .sum (Sum)
19   );
20
21 //
22 // Generate simulation clock
23 //-----
24 always
25   #1 SimClk = !SimClk;
26
27 //
28 // Main testbench logic
29 //-----
30 always @(posedge SimClk)
31   begin
32     // This assertion will list an error if not met
33     assert (Sum == SpecifiedConstant + Number)
34       $display("Case %d: Pass", Number);
35     else
36       $error("Case %d: FAIL:%d + %d /= %d", Number,
37         Number, SpecifiedConstant, Sum);
38     Number++;
39   end
40 endmodule
```

Listing 6: Example testbench

This section will explore the basics of Modelsim and using a Verilog Testbench in Modelsim. Start a new simulation and add the waveforms as shown!!!!!!!!!!!!!!!!!!!!!!Figure 1 shows an example of what the wave section should look like for the example adder.




Fig. 1: Example output of testbench

Take a moment to look at the simulation transcript, it provides the states of the logic elements being tested. I prefer having the simulator give a test listing instead of reading the waveforms. This is from the \$display() lines in the testbench. listing the outputs can be a very powerful debugging tool. I typically use the \$assert() statement, which will be explored below, which can execute two different blocks of code based on a logical test and alert you when an unexpected result is produced.

```
1 # Case 0: Pass
2 # Case 1: Pass
3 # Case 2: Pass
4 # Case 3: Pass
5 # Case 4: Pass
6 # Case 5: Pass
7 # Case 6: Pass
8 # Case 7: Pass
9 # Case 8: Pass
10 # Case 9: Pass
11 # Case 10: Pass
12 # Case 11: Pass
13 # Case 12: Pass
14 # Case 13: Pass
15 # Case 14: Pass
16 # Case 15: Pass
```

Listing 7: Example output of Testbench

Verification is a large part of working with Verilog. Verilog provides little assistance in assuring the functionality of a design. You must catch the flaws in your design. This comes from a through understanding of the specification and through testing to ensure adherence. To ensure this a simulator called Modelsim is used

extensively in logic design with Verilog. Fortunately Verilog offers a number of tools to make checking your code easier for use in simulation. The most basic, but very powerful, is the assertion. The assertion will run two different blocks of code depending on if a logical condition is met, It works much like an if statement.

```
//| This assertion will list an error if not met
2 assert (Logical statement)
   begin
4     //<code-for-true-case>
   end
6 else
   begin
8     //<code-for-false-case>
   end
```

Listing 8: Template for System Verilog Modules

The same code is used to test the adder from this lab's example code. The true case is used to display the valid output of the module. The false case throws a simulation error and shows the user the case. The syntax used to display text to the console follows "printf" syntax popularized by the C language. A reference for use can be found on [Wikipedia](https://en.cppreference.com/w/cpp/string/basic/basic_printf).

```
//| This assertion will list an error if not met
1 assert (Sum == SpecifiedConstant + Number)
   $display("Case %d: Pass", Number);
3 else
   $error("Case %d: FAIL:%d + %d /= %d", Number, Number,
5     SpecifiedConstant, Sum);
```

Listing 9: Example assertion from adder testbench

The logical statement in this code block checks to see if the output of the module is equal to the sum of specified constant and Number. Many designers write the test bench from specification in advance of the Verilog module. Testing should be an integral part of Verilog development from the beginning.

II. LABORATORY PROCEDURE

THE Lab procedure for this lab is a bit more involved. It is the first interaction with text based entry, SignalTap, and Modelsim. The skills learned are industry applicable, I've used all of these tools and methods while working at a firm developing for Altera FPGAs. It's going to seem very foreign, don't worry, ask a lab instructor any questions you might have we're here to help.

A. Signal Tap Embedded Logic analyzer

The single most valuable debugging tool in Quartus is the SignalTap Logic analyzer. The device is implemented by the on chip logic and transmits information to Quartus over the USB link. SignalTap provides the state of a signal with respect to time. This is identical to the Simulator waveform but is recorded from the running logic on the FPGA. Once again Altera provides a [comprehensive tutorial](#) on the use of signal tap.

B. Unsigned Adder

The second section's example adder will be synthesized and loaded onto the FPGA for this section. Use your dip switches and the LED circuits from the previous labs to test the adder for expected operation. This section is included with the example code. Remove the parametrization and make an adder for two 4-bit unsigned integers. If you're interested in FPGA development and would like to expand your understanding try implementing an adder for two four bit two's complement numbers.

Laboratory Demo: Simple adder

Specification: Change the parameters of the provided module and attach the 4-bit input to an external switch. Configure signaltap to trigger on any change of the input switches, Display the input and output waveforms.

Deliverable: DE0-Nano configured with adder and SignalTap module

Process : The live signaltap window will be inspected as the student cycles through the inputs.

C. Design of Comparator

This section requires the previous sections code to be modified to add two 4-bit inputs. This will require the removal of the previous modules' parametrization and the addition of an additional input port.




Fig. 2: Example output of testbench

Laboratory Demo: Comparitor

Specification: Assign comparitor output to external LED module and use dipswitches for two four-bit two's complement inputs

Deliverable: DE0-Nano configured with Comparitor

Process : Output LEDs will be inspected for proper operation as the student cycles through the inputs

III. LAB REPORT

DOCUMENTATION is the most important part of an engineer's job. The sharper your writing skills the more employable you will be. Keep that in mind as you have to churn out documentation throughout college, it's not just busywork. This lab manual is written in almost textbook This particular lab report will require:

A. figures to include

- Code listing of Full Adder
- Code listing for comparator
- It's important to remember Verilog is a Hardware Descriptive Language. The synthesis actually implements the Verilog in code. Quartus contains what are called *Netlist Viewers that show the actual implementation. Include screen captures of the combinatorial blocks listed in your design.*

B. Questions to Answer

- 1) Do you think you would prefer the schematic design entry method of Lab two or the text based representation of this lab? In what situations do you think Schematic entry would be better, in which situations would Text base be advantageous.

IV. CONCLUSION

VERILOG is an IEEE standard(1364) [2], it is pervasive in industry and can be used to develop specialized hardware in the form of ASICs or reconfigurable FPGAs. It is important to underscore the differences between Verilog and a programming language like C, Java, even Assembly. Verilog offers the ability to take parallel action. Two numbers can be multiplied at once, multiple registers can be set and cleared. Entire microprocessors can be implemented on the Nano, FPGAs have become a valuable resource for a processor designer. The TerASIC documentation included with the DE0-Nano kit is pretty good and worth the read. It will help you get the most out of the development board. The CD included with the Nano will also include circuit schematics that can provide a great reference when it comes time to make one of your own.

REFERENCES

- [1] A. D. Overview. (2013) Stratix v device overview. [Online]. Available: http://www.altera.com/literature/hb/stratix-v/stx5_51001.pdf
- [2] W. Foundation. (2013) Verilog. [Online]. Available: <https://en.wikipedia.org/wiki/Verilog>