

# CPEEEE64

DECEMBER 24, 2013

---

## Lab Five: State Machines

---

*Authors:*

Benjamin SMITH

*Instructor:*

Dennis DHALQUIST

### **Abstract**

Two input logic gates are synthesized for the Altera Cyclone IV FPGA using the Quartus IDE. The logic gates are verified using a System Verilog testbench and Mentor's Modelsim HDL simulator

# CONTENTS

<b>I</b>	<b>Introduction</b>	<b>2</b>
	I-1      The Case Statement . . . . .	2
	I-A      Implement state machine using state table and K-Map . . . . .	2
	I-B      The Difference between Meely and Moore State Machines . . . . .	2
<b>II</b>	<b>The Case Statement</b>	<b>2</b>
<b>III</b>	<b>The state machine</b>	<b>2</b>
	III-A    4-State Mealy Machine: . . . . .	2
	III-B    4-State Moore State Machine: . . . . .	2
	III-C    Safe State Machine: . . . . .	2
	III-D    User-Encoded State Machine: . . . . .	2
	III-D1    Important reccomendations from altera . . . . .	2
<b>IV</b>	<b>Lab Procedure</b>	<b>3</b>
	IV-A    Case State Warmup: The Multiplexer . . . . .	3
<b>V</b>	<b>Lab Report</b>	<b>3</b>
<b>VI</b>	<b>Conclusion</b>	<b>3</b>
	<b>References</b>	<b>3</b>

# LIST OF FIGURES

## I. INTRODUCTION

**I**N this lab state machines will be explored. We will walk through a number of examples from Altera to investigate the different types of state machines available to the digital designer and why you might choose a particular one.

1) *The Case Statement:* The “Enumeration” of case statements is the first unique feature of System Verilog that we will use in these labs. before you could have named your files .v or .sv and it would not have mattered. Now for the project to compile, it must be .sv.

A. *Implement state machine using state table and K-Map*

B. *The Difference between Meely and Moore State Machines*

## II. THE CASE STATEMENT

Verilog makes use of the case statement like most other programming languages. The case statement provides a clear way for your code to step through a procedure. It is common to implement a state machine using the case statement for a number of reasons.

- 1) Enumerated types show up in Signaltap for easy debugging.
- 2) The organized syntax creates more readable code.
- 3) easily expandable to include more states.

## III. THE STATE MACHINE

This lab will assume that you have had a basic introduction to state machines in the lecture. We will cover some topics that are particular to the FPGA and HDL implementation of the logic. Altera offers a number of templates for the creation of a state machine [1]:

A. *4-State Mealy Machine:*

This style of logic was coined in George Mealy’s 1955 paper A Method for Synthesizing Sequential Circuits. The trademark feature is that it’s outputs are determined by both the current state and the current inputs. [2]

B. *4-State Moore State Machine:*

created a year after the Mealy machine the Moore Machine was described in a 1956 paper Gedanken-experiments on Sequential Machines. The difference is the Moore machine is only dependant on it’s current state. [3]

C. *Safe State Machine:*

This style of machine uses a specific altera directive that inserts extra logic to detect invalid states and returns the state machine to the initial state.

D. *User-Encoded State Machine:*

This can be incorporated into all of the previous types. It allows the states to be named which aids in debugging and overall code readability.

```

1 module enum_fsm (
2     input    clk,           //Clock for synchronus logic
3     input    reset,        //Asynchronous reset for powerup
4     input    int    data[3:0], //Input bus
5     output   int    o       //State Machine output
6 );
7
8 enum int unsigned { S0 = 0, S1 = 2, S2 = 4, S3 = 8 } state,
9     next_state;
10
11 always_comb begin : next_state_logic
12     next_state = S0;
13     case(state)
14         S0: next_state = S1;
15         S1: next_state = S2;
16         S2: next_state = S3;
17         S3: next_state = S3;
18     endcase
19 end
20
21 always_comb begin
22     case(state)
23         S0: o = data[3];
24         S1: o = data[2];
25         S2: o = data[1];
26         S3: o = data[0];
27     endcase
28 end
29
30 always_ff@(posedge clk or negedge reset) begin
31     if(~reset)
32         state <= S0;
33     else
34         state <= next_state;
35     end
36 endmodule

```

Listing 1. Example of enumerated state machine

1) *Important reccomendations from altera:*

Quartus will recognise when you have created a state machine during synthesis. This will allow Quartus to optimize the design based on the known behavior of state machines. The Quartus II handbook offers the following reccomendations for writing state machines that we will follow.

- 1) Assign default values to outputs derived from the state machine so that synthesis does not generate unwanted latches.
- 2) Separate the state machine logic from all arithmetic functions and data paths, including assigning output values.

- 3) If your design contains an operation that is used by more than one state, define the operation outside the state machine and cause the output logic of the state machine to use this value.
- 4) Use a simple asynchronous or synchronous reset to ensure a defined power-up state. If your state machine design contains more elaborate reset logic, such as both an asynchronous reset and an asynchronous load, the Quartus II software generates regular logic rather than inferring a state machine.

#### IV. LAB PROCEDURE

##### A. Case State Warmup: The Multiplexer

#### V. LAB REPORT

#### VI. CONCLUSION

#### REFERENCES

- [1] Altera. (2013) Quartus ii handbook. [Online]. Available: [http://www.altera.com/literature/hb/qts/qts\\_qii51007.pdf](http://www.altera.com/literature/hb/qts/qts_qii51007.pdf)
- [2] W. Foundation. (2013) Mealy machines. [Online]. Available: [https://en.wikipedia.org/wiki/Mealy\\_machine](https://en.wikipedia.org/wiki/Mealy_machine)
- [3] ——. (2013) Moore machines. [Online]. Available: [https://en.wikipedia.org/wiki/Moore\\_machine](https://en.wikipedia.org/wiki/Moore_machine)