

Lab Five: State Machines

Ben Smith

Abstract—The usage of state machines to control logic in Verilog and System Verilog are introduced in this document. Proper style and the recommendations of Altera for their Quartus development environment.

I. INTRODUCTION

IN this lab state machines will be explored. We will walk through a number of examples from Altera to investigate the different types of state machines available to the digital designer and why you might choose a particular one.

1) *The Case Statement*: The “Enumeration” of case statements is the first unique feature of System Verilog that we will use in these labs. before you could have named your files .v or .sv and it would not have mattered. Now for the project to compile, it must be .sv.

A. *Implement state machine using state table and K-Map*

B. *The Difference between Mealy and Moore State Machines*

II. THE CASE STATEMENT

VERILOG makes use of the case statement like most other programming languages. The case statement provides a clear way for your code to step through a procedure. It is common to implement a state machine using the case statement for a number of reasons.

- 1) Enumerated types show up in SignalTap for easy debugging.
- 2) The organized syntax creates more readable code.
- 3) easily expandable to include more states.

III. THE STATE MACHINE

THIS lab will assume that you have had a basic introduction to state machines in the lecture. We will cover some topics that are particular to the FPGA and HDL implementation of the logic. Altera offers a number of templates for the creation of a state machine [1]:

A. *4-State Mealy Machine*:

This style of logic was coined in George Mealy’s 1955 paper A Method for Synthesizing Sequential Circuits. The trademark feature is that its outputs are determined by both the current state and the current inputs. [2]

B. *4-State Moore State Machine*:

created a year after the Mealy machine the Moore Machine was described in a 1956 paper Gedanken-experiments on Sequential Machines. The difference is the Moore machine is only dependant on its current state. [3]

C. *Safe State Machine*:

This style of machine uses a specific altera directive that inserts extra logic to detect invalid states and returns the state machine to the initial state.

D. *User-Encoded State Machine*:

This can be incorporated into all of the previous types. It allows the states to be named which aids in debugging and overall code readability.

We will focus on the Mealy and Moore state machines. Now even with just these two state machines there are a number of different ways to code them. I will reference a number of papers whose author’s spent a lot of time measuring the advantages of each style. The top performer is a “two always block” with the state enumeration provided by System Verilog. This is going to get heavy for a minute but focus on the templates for now, understanding will come with experience.

1) *Important recommendations from altera*: Quartus will recognise when you have created a state machine during synthesis. This will allow Quartus to optimize the design based on the known behavior of state machines. The Quartus II handbook offers the following recommendations for writing state machines that we will follow.

- 1) Assign default values to outputs derived from the state machine so that synthesis does not generate unwanted latches.
- 2) Separate the state machine logic from all arithmetic functions and data paths, including assigning output values.
- 3) If your design contains an operation that is used by more than one state, define the operation outside the state machine and cause the output logic of the state machine to use this value.
- 4) Use a simple asynchronous or synchronous reset to ensure a defined power-up state. If your state machine design contains more elaborate reset logic, such as both an asynchronous reset and an asynchronous load, the Quartus II software generates regular logic rather than inferring a state machine.

IV. LAB PROCEDURE

A. Case State Warmup: The Multiplexer

Laboratory Demo

Physical deliverable:	The Nano programmed with your signal generator and a verification method attached
Documentation deliverable:	Table with experimental data, theoretical data, and percentage difference.
Process :	The oscilloscope or logic analyzer will be checked for timing data.

B. Binary sequence detector

A common use of a state machine is to recognize a sequence in an incoming signal. This can be useful when you want to take action on a specific trigger. This style of trigger is very common in digital bus systems. You will be given a digital sequence to write a detector for. The Analog Discovery's digital output can be used to generate your test signal. Illuminate the LED's on the Nano for one second once the signal has been detected.

Laboratory Demo

Physical deliverable:	Constructed circuit on breadboard, the Nano programmed with your AOI module.
Documentation deliverable:	Labeled schematic of circuit, truth table from your experimental result.
Process :	The student will be asked the result of a few random numbers to verify the correct operation of their circuit.

C. Hard Mode: I2C Start and Stop condition identifier

We are to build a state machine that can detect a binary sequence. This structure is a common use of the state machine for identifying start and stop conditions in a datastream. This will be a simple machine based on the starting sequence for the I2C bus.

V. LAB REPORT

VI. CONCLUSION

REFERENCES

- [1] Altera. (2013) Quartus ii handbook. [Online]. Available: http://www.altera.com/literature/hb/qts/qts_qii51007.pdf
- [2] W. Foundation. (2013) Mealy machines. [Online]. Available: https://en.wikipedia.org/wiki/Mealy_machine
- [3] ——. (2013) Moore machines. [Online]. Available: https://en.wikipedia.org/wiki/Moore_machine
- [4] C. Cummings. (2002) The fundamentals of efficient synthesizable finite state machine design using nc-verilog and buildgates. [Online]. Available: http://www.sunburst-design.com/papers/CummingsICU2002_FSMFundamentals.pdf

```

1 //double always block Moore type state machine
3 //The combinational always block sensitivity list is
  sensitive to changes on the state variable and all of
  the
  //inputs referenced in the combinational always block.
5
  //The combinational always block has a default next state
  assignment at the top of the always block.
7
  //Default output assignments are made prior to the case
  statement (this eliminates latches and reduces the
9 //amount of code required to code the rest of the outputs
  in the case statement and highlights in the case
  //statement exactly in which states the individual output(s
  ) change).
11
  //In the states where the output assignment is not the
  default value assigned at the top of the always block,
  the
13 //output assignment is only made once for each state.
15
  //There is an if-statement, an else-if-statement or an else
  statement for each transition arc in the FSM
  //state diagram. The number of transition arcs between
  states in the FSM state diagram should equal the number
17 //of if-else-type statements in the combinational always
  block.
19
  //For ease of scanning and debug, place all of the next
  assignments in a single column, as opposed to placing
  //inline next assignments that follow the contour of the
  RTL code.
21
  module fsm_cc1_2(
23     output reg rd, ds,
     input go, ws, clk, rst_n);
25
  parameter IDLE = 2'b00,
27     READ = 2'b01,
     DLY = 2'b11,
29     DONE = 2'b10;
31
  reg [1:0] state, next;
33
  //Note all non
  always @(posedge clk or negedge rst_n)
35     if (!rst_n) state <= IDLE;
     else state <= next;
37
  //note all blocking statements in this section
39     always @(state or go or ws) begin
         next = 'bx;
         rd = 1'b0;
         ds = 1'b0;
41
43     case (state)
45         IDLE : if (go) next = READ;
             else next = IDLE;
47
         READ :
49             begin
                 rd = 1'b1;
                 next = DLY;
51             end
53
         DLY :
55             begin
                 rd = 1'b1;
                 if (!ws) next = DONE;
                 else next = READ;
57             end
59
         DONE :
61             begin
                 ds = 1'b1;
                 next = IDLE;
63             end
65     endcase
67     end
  endmodule

```

Listing 1: Example of enumerated state machine [4]