

CPEEEE64

DECEMBER 23, 2013

Lab Four: Sequential Logic

Authors:

Benjamin SMITH

Instructor:

Dennis DHALQUIST

Abstract

Two input logic gates are synthesized for the Altera Cyclone IV FPGA using the Quartus IDE. The logic gates are verified using a System Verilog testbench and Mentor's Modelsim HDL simulator

CONTENTS

I	Introduction	2
II	Lab Procedure	2
III	Lab Report	2
IV	Conclusion	2
	References	2

LIST OF FIGURES

D^{ERP}

I. INTRODUCTION

II. LAB PROCEDURE

III. LAB REPORT

IV. CONCLUSION

REFERENCES

- [1] TerasIC, *DE0-Nano User Manual*, 1st ed., 2012.
- [2] W. Foundation. (2013) Verilog. [Online]. Available: <https://en.wikipedia.org/wiki/Verilog>