

CONTENTS

I	Introduction	1
I-A	Posedge and Negedge in the sensativity list	1
I-B	What a Register really is	1
II	Lab Procedure	1
III	Lab Report	1
IV	Conclusion	1

LIST OF FIGURES

I. INTRODUCTION

THIS lab will reinforce the idea of modularity as we design modules which depend on a clock. Clocking circuits allows the synchronization of large blocks of logic.

A. Posedge and Negedge in the sensitivity list

B. What a Register really is

II. LAB PROCEDURE

III. LAB REPORT

IV. CONCLUSION