# CPE/EEE 64

# Lab One: Introduction to Verilog

# *Instructor:*Dennis DHALQUIST

#### **Abstract**

Two input logic gates are synthesized using Altera's Quartus IDE

**Index Terms** 

Logic Gates, Verilog, FPGA, Signaltap, Synthesis



COLLEGE OF ENGINEERING AND COMPUTER SCIENCE

# CONTENTS

I	Introdu	<del></del>	2
	I-A	Verilog Modularity	2
	I-B	Test Bench	2
II	Lab Pro	ocedure	2
	II-A	Install Quartus	2
	II-B	Expand Source.Zip	2
	II-C	Run testbench	2
	II-D	Prepare circuit to test Verilog gate modules with DEO-Nano	
		II-D1 Compile example code with Quartus	4
		II-D2 Use Quartus to program the Nano	4
		II-D3 Test behavior against expected truth table	4
III	Lab Re	eport 2	4
	III-A	Figures to include	4
	III-B	Questions to answer	4
IV	Conclus	sion 2	4
Refer	rences	5	5
		List of Figures	
1	TerasIC	System Builder GUI	2
2		th current limiting resistor	3
3		with pulldown resistor	3
4		tic of GPIO-0 header [1]	3
5		tion of GPIO0 on DE0-Nano development board [1]	3
6		of loaded GPIO-0 header	4
7			4

#### I. Introduction

Verilog is a powerful way to describe circuits. Logic diagrams like those being used in lecture can become cumbersome in large designs. "Text based design entry" can be less prone to error because it is easier to track differences in large designs. Verilog is a text based hardware descriptive language ASIC(Application Specific Integrated Circuit) design as well as FPGAs(Field Programmable Gate Array). We will be using the Terasic DE0-Nano development board with an Altera Cyclone IV FPGA on board. Altera provides a comprehensive solution for programming and debugging their FP-GAs called Quartus. These labs will explore Quartus and use it to program the FPGA on the DE0-Nano development board. In this lab we will:

- Instantiate a System Verilog module
- Use a System Verilog Testbench
- Interact with external switches and indicators
- Synthesize Verilog code

## A. Verilog Modularity

One of the most important features of Verilog is it's ability to reuse a design. Reusing code allows you to rapidly assemble and test new designs. The ability to rapidly prototype a design is one the biggest advantages to the FPGA. This section will involve provided logic gate Verilog modules which will be reused in later labs to build more complex structures. Reusing these modules is very similar to how you would reuse code in the workplace to be more productive. The lab documentation comes with Verilog implementations of the four logic gates in **Source.zip** The demo for the lab will be implementing these modules with the DE0-Nano development board and testing the design on a breadboard. You could think of this as the source libraries that would be available at the company that you might work for.

## B. Test Bench

Verilog roughly breaks into two halves synthesizable and non-synthesizable. FPGAs synthesis can take a very long time, using a simulator to verify individual modules can be much faster than resynthesizing the entire design. The Testbench also offers a unique ability to check expected outputs generate test stimulus. We will use a test bench to check the provided Verilog modules are providing the desired

operation in part C of the procedure. This simulation should be verified against the known truth table for the logic gate to ensure the module is accurate.

#### II. LAB PROCEDURE

## A. Install Quartus

Download most recent version of Quartus and Cyclone device drivers from Altera. Screencast 1 is a walk through for windows. Quartus is also avilable for Linux, I've used it with success in Fedora and Ubuntu.

#### B. Expand Source.Zip

The Quartus project file, logic gate modules, and test bench are contained within this archive. Expand it wherever is convenient for you, it will be accessed frequently. The Quartus project file included with the source code is generated with the Terasic DE0-Nano System Builder that is included with the Terasic System CD. You can use this if you want to generate a clean project for yourself.



Fig. 1. TerasIC System Builder GUI

### C. Run testbench

Now we want to verify our design. Using a simulator for a single logic gate is a bit asinine but the experience gained with the test bench will help you greatly in the future. Start a new simulation and add the waveforms as shown in screencast 2. You'll want to have have truth tables laid out for the gates your testing so you can be sure they behave the way you expect. Have an extra column ready to record the behavior of the FPGA once it's programed.

# D. Prepare circuit to test Verilog gate modules with DEO-Nano

A switch and LED are going to be used to test the FPGA while it's operating. The LED circuit needs a current limiting resistor as shown in the schematic below.




Fig. 2. LED with current limiting resistor

The LED will allow you to see the the output but we'll also need to be able to generate some input for the FPGA. We will do this with a dip switch and pulldown resistor. <sup>1</sup>




Fig. 3. Switch with pulldown resistor




Fig. 4. Schematic of GPIO-0 header [1]



Fig. 5. Orientation of GPIO0 on DE0-Nano development board [1]

<sup>&</sup>lt;sup>1</sup>The pulldown resistor is needed to literally pull the voltage on the pin to ground. Otherwise the pin would switch between 1 and 0 arbitrarily




Fig. 6. Picture of loaded GPIO-0 header




Fig. 7. Example switch and LED configuration with SIP resistors

- 1) Compile example code with Quartus: Once you've created and tested your switch circuit we'll need
- 2) Use Quartus to program the Nano: refer to screencast 2 for a walk through. After synthesis Quartus will generate a .SOF<sup>2</sup> file that can be used

to program the FPGA using Quartus' programmer.

3) Test behavior against expected truth table: Use your table from the simulation

# III. LAB REPORT

The lab report must be typed and submitted in a PDF format. Look to IEEE's guidelines for formatting guidelines on format. The document should include

# A. Figures to include

- Waveform captures from Signaltap and Modelsim
- Logic tables from theoretical prediction and experimental outcome
- Explanation and listing of your Verilog module.

#### B. Questions to answer

- There are multiple ways to instantiate a module what are three different ways that you could instantiate the AND module included with this lab?
- Compiling a programming language like C and synthesizing Verilog are very different even though they appear to be the same in the IDE. How might
- Notice the report that popss up when you compile your project. There are a number of statistics given by Quartus, the logic element usage ratio is your designs use of the total device capacity. More Verilog roughly translates into more LC usage. What was your designs Logic Cell utilization.

#### IV. CONCLUSION

Verilog is an IEEE standard(1364) [2], it is pervasive in industry and can be used to develop specialized hardware in the form of ASICs or reconfigurable FPGAs. It is important to underscore the differences between Verilog and a programming language like C, Java, even Assembly. Verilog offers the ability to take parallel action. Two numbers can be multiplied at once, multiple registers can be set and cleared. Entire microprocessors can be implemented on the Nano, one of the later labs will explore Altera's softprocessor the NIOS II. The TerASIC documentation included with the DEO-Nano kit is pretty good and worth the read. It will

<sup>&</sup>lt;sup>2</sup>the .SOF stands for SRAM object file. This is an Altera standard for of their FPGAs.

help you get the most out of the FPGA. The CD included with the Nano will also include circuit schematics that can provide a great reference when it comes time to make one of your own.

- a) More Information: just like anything else the Internet has an amazing amount of information available on the Internet to the interested student.
  - Altera Traning Curriculum for FPGA designers
  - EEV Blog: What is a FPGA?

#### REFERENCES

- [1] TerasIC, DEO-Nano User Manual, 1st ed., 2012.
- [2] W. Foundation. (2013) Verilog. [Online]. Available: https://en.wikipedia.org/wiki/Verilog