CONTENTS

I	Introduction		
	I-A	Posedge and Negedge in the sensativity list	
	I-B	What a Register really is	
II	Lab Procedure		
III	Lab Report		
IV	Conclusion		

LIST OF FIGURES

I. Introduction

THIS lab will reinforce the idea of modularity as we design modules which depend on a clock. Clocking circuits allows the synchronization of large blocks of logic.

- A. Posedge and Negedge in the sensativity list
- B. What a Register really is
 - II. LAB PROCEDURE
 - III. LAB REPORT
 - IV. CONCLUSION