



Digital Systems Design

Assignment 3: MIPS Processor

Abstract

This study aims to delve into the functionality and expansion of synthesized MIPS single-cycle processors. Initially, by crafting simple programs to control the processor, the display of student identification numbers was achieved. Subsequently, by extending the processor to execute additional instructions, including nor, xori, and lh instructions, and testing them using SignalTap. The findings indicate a significant enhancement in the functionality and flexibility of the MIPS processor through these expansions. This research provides profound insights into the understanding and extension of MIPS processors, offering valuable references for future processor designs and optimizations.

Declaration

I confirm that I have read and understood the University's definitions of plagiarism and collusion from the Code of Practice on Assessment. I confirm that I have neither committed plagiarism in the completion of this work nor have I colluded with any other party in the preparation and production of this work. The work presented here is my own and in my own words except where I have clearly indicated and acknowledged that I have quoted or used figures from published or unpublished sources (including the web). I understand the consequences of engaging in plagiarism and collusion as described in the Code of Practice on Assessment.

Contents

1 Introduction	1
2 Part A	2
2.1 Task.....	2
2.2 Assembly.....	4
2.3 Signal Tap	5
2.4 Screenshot.....	5
3 Part B.....	6
3.1 NOR Instruction	6
3.1.1 Verilog Code	6
3.1.2 Assembly Code	7
3.1.3 Signal Tap.....	8
3.1.4 ASM.....	8
3.2 XORI Instruction	9
3.2.1 Verilog Code	9
3.2.2 Assembly Code	11
3.2.3 Signal Tap.....	12
3.2.4 ASM.....	12
3.3 LH Instruction	13
3.3.1 Verilog Code	13
3.3.2 Assembly Code	16
3.3.3 Signal Tap.....	16
3.3.4 Block Diagram.....	17
4 Discussion/Conclusions.....	18
5 References	18

1 Introduction

The MIPS (Microprocessor without Interlocked Pipeline Stages) architecture stands as a prominent figure in the realm of computer processors, renowned for its efficiency, simplicity, and versatility. Since its inception, MIPS has undergone significant developments, evolving from its initial 32-bit Reduced Instruction Set Computing (RISC) architecture to encompass a diverse array of applications spanning from embedded systems to high-performance computing.

Part A of this study involves familiarizing oneself with the synthesized MIPS single-cycle processor and its underlying architecture. The single-cycle processor, characterized by its straightforward execution of each instruction in a single clock cycle, serves as an ideal starting point for understanding the fundamentals of MIPS architecture and instruction principles. By crafting simple programs, such as those to display student identification numbers, students gain hands-on experience in controlling the processor through assembly language instructions.

Part B extends the exploration by augmenting the processor's capabilities to execute additional instructions beyond the standard MIPS instruction set. This expansion involves incorporating instructions like `nor` (bitwise NOT OR), `xori` (exclusive OR immediate), and `lh` (load halfword) into the processor's repertoire. Furthermore, SignalTap is employed to conduct thorough testing, ensuring the seamless integration and proper functioning of these augmented instructions within the MIPS processor framework.

Throughout this study, a comprehensive understanding of MIPS architecture, instruction principles, and processor design is cultivated. By delving into both Part A and Part B,

students not only gain insights into the foundational concepts of MIPS processors but also acquire the skills necessary to extend their functionalities, thereby contributing to the ongoing advancements in processor design and optimization.




Fig.1. Pipeline MIPS Architecture [1]

2 Part A

2.1 Task

The task of this part is to control eight 7-segment displays using MIPS assembly instructions and to display the school number on the DE2 board. We begin by observing how the seven-segment display is displayed in the GPIO interface and the address that controls the seven-segment display. They are shown below.

```

2 //
3 // HEX: To turn off, write "1"
4 // To turn on, write "0"
5 //
6 // LEDR, LEDG : To turn off, write "0"
7 // To turn on, write "1"
8 //
9 //
10 //      0
11 //    5|_6_|1
12 //    4|___|2
13 //      3
14 // KEY: Push --> "0"
15 // Release --> "1"
16 //
17 // SW: Down (towards the edge of the board) --> "0"
18 // Up --> "1"
19 //

```

Fig.2. 7-segment

```

80 //
81 // Register
82 // =====
83 // FFFF_202C HEX7_R
84 // FFFF_2028 HEX6_R
85 // FFFF_2024 HEX5_R
86 // FFFF_2020 HEX4_R
87 // FFFF_201C HEX3_R
88 // FFFF_2018 HEX2_R
89 // FFFF_2014 HEX1_R
90 // FFFF_2010 HEX0_R
91 // FFFF_200C LEDG_R
92 // FFFF_2008 LEDR_R
93 // FFFF_2004 SW_StatusR
94 // FFFF_2000 KEY_StatusR
95 // -----

```

Fig.3. Register address of 7 segment

Now all we need to do is enter the instructions to control the 7-segment display into the register memory of each 7-segment display to control the 7-segment display to display the specified content. For example, if we want the 7-segment display to show the number 7, first, observe how the 7-segment display shows the number 7, which means that the number 0, 1, and 2 LEDs are on, and all other LEDs are off. In binary, it is 111 1000, that is, 78 in hexadecimal it is arranged from MSB to LSB, with 1 representing off and 0 representing on. 7-segment display [6:0], we only need to let the specified led light up to display the number we need. And so on, we can make 8 7-segment displays to show our school number. Therefore, we can illuminate the 7-segment display by storing the specified hexadecimal number into the memory address of the specified 7-segment display in the register. We can use MIPS assembly to do this step. the MIPS assembly code is explained in detail in the picture below. In a MIPS processor design or

simulation, a MIF file can be used to initialize memory, such as instruction memory. So, we can convert the instructions we need from MIPS assembly to hexadecimal instruction code.




Fig.4. Instruction in .mif file

2.2 Assembly

```

1  # ID: 201677461, Jinsong Zhang, last 8 bits: 0167 7461
2  lui, $2, 0x0000
3  addiu, $2, $2, 0x0040 # 7seg 0, bin: 100 0000, hex: 40, load 0x0000 0040 to register 2
4  lui, $3, 0xFFFF
5  addiu, $3, $3, 0x202C # load 0xFFFF 202C to register 3
6  sw $2, 0($3) # store value in register 2 to address in register 3
7
8  lui, $4, 0x0000
9  addiu, $4, $4, 0x0079 # 7seg 1, bin: 111 1001, hex: 79, load 0x0000 0079 to register 4
10 lui, $5, 0xFFFF
11 addiu, $5, $5, 0x2028 # load 0xFFFF 2028 to register 5
12 sw $4, 0($5) # store value in register 4 to address in register 5
13
14 lui, $6, 0x0000
15 addiu, $6, $6, 0x0002 # 7seg 6, bin: 000 0010, hex: 2, load 0x0000 0002 to register 6
16 lui, $7, 0xFFFF
17 addiu, $7, $7, 0x2024 # load 0xFFFF 2024 to register 7
18 sw $6, 0($7) # store value in register 6 to address in register 7
19
20 lui, $8, 0x0000
21 addiu, $8, $8, 0x0078 # 7seg 7, bin: 111 1000, hex: 78, load 0x0000 0078 to register 8
22 lui, $9, 0xFFFF
23 addiu, $9, $9, 0x2020 # load 0xFFFF 2020 to register 9
24 sw $8, 0($9) # store value in register 8 to address in register 9
25
26 lui, $10, 0x0000
27 addiu, $10, $10, 0x0078 # 7seg 7, bin: 111 1000, hex: 78, load 0x0000 0078 to register 10
28 lui, $11, 0xFFFF
29 addiu, $11, $11, 0x201C # load 0xFFFF 201C to register 11
30 sw $10, 0($11) # store value in register 10 to address in register 11
31
32 lui, $14, 0x0000
33 addiu, $14, $14, 0x0019 # 7seg 4, bin: 001 1001, hex: 19, load 0x0000 0019 to register 14
34 lui, $15, 0xFFFF
35 addiu, $15, $15, 0x2018 # load 0xFFFF 2018 to register 15
36 sw $14, 0($15) # store value in register 14 to address in register 15
37
38 lui, $16, 0x0000
39 addiu, $16, $16, 0x0002 # 7seg 6, bin: 000 0010, hex: 2, load 0x0000 0002 to register 16
40 lui, $17, 0xFFFF
41 addiu, $17, $17, 0x2014 # load 0xFFFF 2014 to register 17
42 sw $16, 0($17) # store value in register 16 to address in register 17
43
44 lui, $18, 0x0000
45 addiu, $18, $18, 0x0079 # 7seg 1, bin: 111 1001, hex: 79, load 0x0000 0079 to register 18
46 lui, $19, 0xFFFF
47 addiu, $19, $19, 0x2010 # load 0xFFFF 2010 to register 19
48 sw $18, 0($19) # store value in register 18 to address in register 19

```

2.3 Signal Tap




Fig.5. Signal Tap of 7-segment in 01677461

We can find that the seven 7 segments show exactly what we expected. After executing the instruction, the number we need is stored in the corresponding address. That is, 01677461. The 7-segment display is: 0x40 (0), 0x79 (1), 0x26 (6), 0x78 (7), 0x78 (7), 0x19 (4), 0x26 (6), 0x79 (1). This is also exactly what we expected earlier.

2.4 Screenshot




Fig.6. ID: 01677461 on DE 2 board

3 Part B

3.1 NOR Instruction

3.1.1 Verilog Code

```
23
24 module alu(input      [31:0] a, b,
25            input      [3:0] alucont,
26            output reg [31:0] result,
27            output      zero);
28
29 wire [31:0] b2, sum, slt;
30
31 assign b2 = alucont[3] ? ~b:b;
32 assign sum = a + b2 + alucont[3];
33 assign slt = sum[31];
34
35 always@(*)
36 case(alucont[2:0])
37 3'b000: result <= a & b;
38 3'b001: result <= a | b;
39 3'b010: result <= sum;
40 3'b011: result <= slt;
41 3'b100: result <= ~(a | b); // nor
42 3'b101: result <= a ^ b; // xor
43 default: result <= 32'b0;
44 endcase
45
46 assign zero = (result == 32'b0);
47
48 endmodule
49
```

Fig.7. ALU module

```
137 module aludec(input      [5:0] funct,
138               input      [2:0] aluop,
139               output reg [3:0] alucontrol);
140
141 always @(*)
142 case(aluop)
143 3'b000: alucontrol <= 4'b0010; // add
144 3'b001: alucontrol <= 4'b1010; // sub
145 3'b010: alucontrol <= 4'b0001; // or
146 3'b011: alucontrol <= 4'b0101; // xori
147 default: case(funct) // RTYPE
148 6'b100000:
149 6'b100001: alucontrol <= 4'b0010; // ADD, ADDU: only difference is exception
150 6'b100010:
151 6'b100011: alucontrol <= 4'b1010; // SUB, SUBU: only difference is exception
152 6'b100100: alucontrol <= 4'b0000; // AND
153 6'b100101: alucontrol <= 4'b0001; // OR
154 6'b101010: alucontrol <= 4'b1011; // SLT
155 6'b100111: alucontrol <= 4'b0100; // nor
156 default: alucontrol <= 4'bxxxx; // ???
157 endcase
158 endcase
159 endmodule
160
```

Fig.8. ALU dec module

For the nor instruction, we only need to change the alu module and the alu decoder module.

In the alu module, alucont has only 3 bits, which means that only 4 instructions can be

represented. But we need more instructions. So we add one bit to make it 4 bits so that we

can add as many nor instructions as we need. Here we set the nor instruction to 3'b100. when

we come to the alu decoder module, we also need to add a nor instruction to the R type case to decode the function. By looking at the function code of the MIPS instruction, we can see that the function code of the nor instruction is 100111, so we can just add it. Similarly, in the alu module, we set the nor instruction to 100, so it should be 100 after decoding here.

3.1.2 Assembly Code

```
nor.txt*
1  lui $2, 0xFFFF
2  ori $2, $2, 0x0000 # Load FFFF 0000 into register 2
3  lui $3, 0xFF00
4  ori $3, $3, 0xFF00 # Load FF00 FF00 into register 3
5  nor $4, $2, $3
```

Fig.9. MIPS assembly code for nor

Text Segment					Registers		
Bkpt	Address	Code	Basic		Name	Number	Value
<input type="checkbox"/>	0x00000000	0x3c02ffff	lui \$2,0xffff	1: lui \$2, 0xFFFF	\$zero	0	0x00000000
<input type="checkbox"/>	0x00000004	0x34420000	ori \$2,\$2,0x0000	2: ori \$2, \$2, 0x0000	\$at	1	0x00000000
<input type="checkbox"/>	0x00000008	0x3c03ff00	lui \$3,0xff00	3: lui \$3, 0xFF00	\$v0	2	0xffff0000
<input type="checkbox"/>	0x0000000c	0x3463ff00	ori \$3,\$3,0xff00	4: ori \$3, \$3, 0xFF00	\$v1	3	0xffffff00
<input type="checkbox"/>	0x00000010	0x00432027	nor \$4,\$2,\$3	5: nor \$4, \$2, \$3	\$a0	4	0x000000ff
					\$a1	5	0x00000000
					\$a2	6	0x00000000

Fig.10. MIPS assembly code for nor (execute)

A	B	Result
0	0	1
0	1	0
1	0	0
1	1	0

Table.1. Ture table for nor gate

All we need to do to assign a value to a register is to use lui to give a value to the high bit of the register and ori to give a value to the low bit of the register. Then we use the nor instruction to perform a logical nor operation on the values in these two registers and store them in register 4. We can see that in the compiler, after executing these instructions, the value in register 4 will be 0x0000 00FF, which is logical. Because 0xFFFF 0000 and 0xFF00 FF00 after the nor operation the correct result is 0x0000 00FF.

3.1.3 Signal Tap




Fig.11. Signal Tap for nor instruction

We can see that at the end of the assignment to the register we get the correct result. I.e. 0xFFFF 0000 and 0xFF00 FF00 after the nor operation the correct result is 0x0000 00FF. so Signal Tap is also as we expected.

3.1.4 ASM




Fig.12. ASM for nor instruction

3.2 XORI Instruction

3.2.1 Verilog Code

```
103 module maindec(input [5:0] op,
104                output signext,
105                output shiftl16,
106                output memtoreg, memwrite,
107                output branch, alusrc,
108                output regdst, regwrite,
109                output jump,
110                output halfword,
111                output [2:0] aluop);
112
113     reg [12:0] controls;
114
115     assign {signext, shiftl16, regwrite, regdst,
116            alusrc, branch, memwrite,
117            memtoreg, jump, halfword, aluop} = controls;
118
119     always @(*)
120     case(op)
121     6'b000000: controls <= 13'b0011000000111; // Rtype
122     6'b100011: controls <= 13'b1010100100000; // LW
123     6'b101011: controls <= 13'b1000101000000; // SW
124     6'b000100: controls <= 13'b1000010000001; // BEQ
125     6'b001000,
126     6'b001001: controls <= 13'b1010100000000; // ADDI, ADDIU: only difference is exception
127     6'b001101: controls <= 13'b0010100000010; // ORI
128     6'b001111: controls <= 13'b0110100000000; // LUI
129     6'b000010: controls <= 13'b0000000001000; // J
130     6'b001110: controls <= 13'b0010100000011; // xori
131     6'b100001: controls <= 13'b1010100101000; // lh
132     default: controls <= 13'bxxxxxxxxxxx; // ???
133     endcase
134
135 endmodule
```

Fig.13. Main decoder module

```
23
24 module alu(input [31:0] a, b,
25            input [3:0] alucont,
26            output reg [31:0] result,
27            output zero);
28
29     wire [31:0] b2, sum, slt;
30
31     assign b2 = alucont[3] ? ~b:b;
32     assign sum = a + b2 + alucont[3];
33     assign slt = sum[31];
34
35     always@(*)
36     case(alucont[2:0])
37     3'b000: result <= a & b;
38     3'b001: result <= a | b;
39     3'b010: result <= sum;
40     3'b011: result <= slt;
41     3'b100: result <= ~(a | b); // nor
42     3'b101: result <= a ^ b; // xor
43     default: result <= 32'b0;
44     endcase
45
46     assign zero = (result == 32'b0);
47
48 endmodule
49
```

Fig.14. ALU module

```

137 module aludec(input [5:0] funct,
138               input [2:0] aluop,
139               output reg [3:0] alucontrol);
140
141 always @(*)
142 case(aluop)
143 3'b000: alucontrol <= 4'b0010; // add
144 3'b001: alucontrol <= 4'b1010; // sub
145 3'b010: alucontrol <= 4'b0001; // or
146 3'b011: alucontrol <= 4'b0101; // xori
147 default: case(funct) // RTYPE
148 6'b100000:
149 6'b100001: alucontrol <= 4'b0010; // ADD, ADDU: only difference is exception
150 6'b100010:
151 6'b100011: alucontrol <= 4'b1010; // SUB, SUBU: only difference is exception
152 6'b100100: alucontrol <= 4'b0000; // AND
153 6'b100101: alucontrol <= 4'b0001; // OR
154 6'b101010: alucontrol <= 4'b1011; // SLT
155 6'b100111: alucontrol <= 4'b0100; // nor
156 default: alucontrol <= 4'bxxxx; // ???
157 endcase
158 endcase
159 endmodule

```

Fig.15. ALU decoder module

For the xori instruction, we need to add a new instruction in the ALU module and include logic for the xor operation. We'll set its opcode as 3b'101. Then, in the ALU decoder, we'll set it as 3'b011. Similarly, after decoding, it should be 101 in the ALU module. Since we don't need the operation from the first bit, we set the highest bit as 0. That means after decoding, it's 4'b0101. Additionally, because xori is an I-type instruction, we need to add decoding for xori in the main decoder. By consulting the opcode for xori in the I-type instructions, we know it's 001110, so in the main decoder, we use 001110 as its opcode. Then, we decode it as 13'b00101000000011. The interpretation of this is explained below:

signext: Sign-extend the immediate value.

shiftl16: Shift the immediate value left by 16 bits.

regwrite: Write to registers.

regdst: Register destination selection.

alusrc: ALU's second operand selection.

branch: Branching.

memwrite: Write to memory.

memtoreg: Memory to register.

jump: Jump.

halfword: Load half-word.

aluop: ALU operation code.

3.2.2 Assembly Code

```
1  lui $2, 0xFF00
2  ori $2, $2, 0x0000 # Load FFFF 0000 into register 2
3  xori $4, $2, 0x000000FF
4
```

Fig.16. Assembly code for xori

Text Segment				Name	Number	Value
Bkpt	Address	Code	Basic			
<input type="checkbox"/>	0x00000000	0x3c02ff00	lui \$2,0xff00	1: lui \$2, 0xFF00	\$zero	0 0x00000000
<input type="checkbox"/>	0x00000004	0x34420000	ori \$2,\$2,0x0000	2: ori \$2, \$2, 0x0000 # Load FFFF 0000 into register 2	\$at	1 0x00000000
<input type="checkbox"/>	0x00000008	0x384400ff	xori \$4,\$2,0x00ff	3: xori \$4, \$2, 0x000000FF	\$v0	2 0xff000000
					\$v1	3 0x00000000
					\$a0	4 0xff0000ff
					\$a1	5 0x00000000

Fig.17. Assembly code for xori (execute)

A	B	Result
0	0	0
0	1	1
1	0	1
1	1	0

Table.2. Ture table for xor gate

Because xori is an operation on immediate numbers. So for assembly code we just load a value into a register and do the xori operation with an immediate number against the value in the register to test it. We start by storing 0xFF00 0000 into register 2. Then we can do the xori operation with the immediate number 0x0000 00FF. According to the above truth table and the execution result, we can find that the result of the operation is 0xFF00 00FF.


3.2.3 Signal Tap

log: 2024/03/22 16:22:21 #0			click to insert time bar									
Type	Alias	Name	12	13	14	15	16	17	18	19	20	21
KEY[0]		KEY[0]										
...	datapath.djalul.alu.a	...	FF000000h			FFFF0000h			00000000h		FF000000h	
...	datapath.djalul.alu.b	...	0000FF00h			FF00FF00h			FF000000h		000000FFh	
...	apath.djalul.alu.result	...	FF00FF00h			000000FFh			FF000000h		FF0000FFh	

Fig.18. Signal Tap for xori instruction

In the signal Tap, we can observe that the computation result meets our expectations. Specifically, the result of the operation between 0xFF00 0000 and 0x0000 00FF is indeed 0xFF00 00FF. This result also aligns with our previous analysis.

3.2.4 ASM



3.3 LH Instruction

3.3.1 Verilog Code

```
103 module maindec(input [5:0] op,  
104                 output signext,  
105                 output shiftl16,  
106                 output memtoreg, memwrite,  
107                 output branch, alusrc,  
108                 output regdst, regwrite,  
109                 output jump,  
110                 output halfword,  
111                 output [2:0] aluop);  
112  
113     reg [12:0] controls;  
114  
115     assign {signext, shiftl16, regwrite, regdst,  
116            alusrc, branch, memwrite,  
117            memtoreg, jump, halfword, aluop} = controls;  
118  
119     always @(*)  
120     case(op)  
121     6'b000000: controls <= 13'b001100000111; // Rtype  
122     6'b100011: controls <= 13'b101010010000; // LW  
123     6'b101011: controls <= 13'b100010100000; // SW  
124     6'b000100: controls <= 13'b100001000001; // BEQ  
125     6'b001000,  
126     6'b001001: controls <= 13'b101010000000; // ADDI, ADDIU: only difference is exception  
127     6'b001101: controls <= 13'b001010000010; // ORI  
128     6'b001111: controls <= 13'b011010000000; // LUI  
129     6'b000010: controls <= 13'b000000001000; // J  
130     6'b001110: controls <= 13'b001010000011; // xori  
131     6'b100001: controls <= 13'b101010010100; // lh  
132     default: controls <= 13'bxxxxxxxxxx; // ???  
133     endcase  
134  
135 endmodule
```

Fig.20. Main decoder module

```
25 wire alusrc, regdst, regwrite, jump, halfword;  
26 wire [3:0] alucontrol;  
27  
28 // Instantiate Controller  
29 controller c(.op (instr[31:26]),  
30               .funct (instr[5:0]),  
31               .zero (zero),  
32               .signext (signext),  
33               .shiftl16 (shiftl16),  
34               .memtoreg (memtoreg),  
35               .memwrite (memwrite),  
36               .pcsrc (pcsrc),  
37               .alusrc (alusrc),  
38               .regdst (regdst),  
39               .regwrite (regwrite),  
40               .jump (jump),  
41               .halfword (halfword),  
42               .alucontrol (alucontrol));  
43  
44 // Instantiate Datapath  
45 datapath dp(.clk (clk),  
46             .reset (reset),  
47             .signext (signext),  
48             .shiftl16 (shiftl16),  
49             .memtoreg (memtoreg),  
50             .pcsrc (pcsrc),  
51             .alusrc (alusrc),  
52             .regdst (regdst),  
53             .regwrite (regwrite),  
54             .jump (jump),  
55             .halfword (halfword),  
56             .alucontrol (alucontrol),  
57             .zero (zero),
```



```

67 module controller(input [5:0] op, funct,
68                   input      zero,
69                   output     signext,
70                   output     shiftl16,
71                   output     memtoreg, memwrite,
72                   output     pcsrc, alusrc,
73                   output     regdst, regwrite,
74                   output     jump,
75                   output     halfword,
76                   output [3:0] alucontrol);
77
78     wire [2:0] aluop;
79     wire      branch;
80
81     maindec md( .op      (op),
82               .signext  (signext),
83               .shiftl16 (shiftl16),
84               .memtoreg (memtoreg),
85               .memwrite (memwrite),
86               .branch   (branch),
87               .alusrc   (alusrc),
88               .regdst   (regdst),
89               .regwrite (regwrite),
90               .jump     (jump),
91               .halfword (halfword),
92               .aluop    (aluop));
93
94     aludec ad( .funct    (funct),
95               .aluop    (aluop),
96               .alucontrol (alucontrol));
97
98     assign pcsrc = branch & zero;
99
100 endmodule

```

```

161 module datapath(input      clk, reset,
162                 input      signext,
163                 input      shiftl16,
164                 input      memtoreg, pcsrc,
165                 input      alusrc, regdst,
166                 input      regwrite, jump,
167                 input     halfword,
168                 input [3:0] alucontrol,
169                 output     zero,
170                 output [31:0] pc,
171                 input  [31:0] instr,
172                 output [31:0] aluout, writedata,
173                 input  [31:0] readdata);
174
175     wire [4:0] writereg;
176     wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
177     wire [31:0] signimm, signimmsh, shiftedimm;
178     wire [31:0] srca, srcb;
179     wire [15:0] midword;
180     wire [31:0] midhalfword;
181     wire [31:0] data;
182     wire [31:0] result;
183     wire      shift;

```

```

mux2 #(32) resmux(.d0 (aluout),
                  .d1 (data),
                  .s (memtoreg),
                  .y (result));

mux2 #(16) horlmux(.d0 (readdata[31:16]),
                  .d1 (readdata[15:0]),
                  .s (halfword),
                  .y (midword));

mux2 #(32) lhorlwmux(.d0 (readdata),
                    .d1 (midhalfword),
                    .s (halfword),
                    .y (data));

sign_zero_ext lh(.a (midword),
                 .signext (halfword),
                 .y (midhalfword));

```

Fig.21. Two Multiplexer and a Sign or Zero Extender

Here, we first need to extend the signals in the control module with an extra signal called halfword to control the loading of halfwords. Similarly, we need to change the instantiated wiring. Add this new signal to each place where it is needed. Finally, we need to add Two Multiplexer and a Sign or Zero Extender to the datapath module, where the first Multiplexer is used to select the high halfword or low halfword. The second Multiplexer is used to select whether to load a word or a half word and the Sign or Zero Extender is used to extend the sign bits.

3.3.2 Assembly Code

```

1  lui $2, 0xF00F
2  ori $2, $2, 0xFF0 # Load F00F 0FF0 into register 2
3  lui $3, 0x0000
4  ori $3, $3, 0xFFFF # Load 0000 FFFF into register 3
5
6  sw $2, 200($zero) # Store F00F 0FF0 into address 200
7  sw $3, 300($zero) # Store 0000 FFFF into address 300
8
9  lw $5, 200($zero) # load word
10 lh $6, 200($zero) # load half
11
12 lw $7, 300($zero) # load word
13 lh $8, 300($zero) # load half

```

Fig.22. Assembly code for lh instruction

We need to test this instruction twice, firstly, we test it once for sign bit position 0, that is to say, expanding the sign bit followed by a complement of 0. And then we'll test one with an extended symbol bit of 1. Here, we'll start by loading two numbers 0xF00F 0FF0 and 0x0000 FFFF. we can then use the lw instruction we already have to make sure we loaded them correctly. We use the sw instruction to store these two values into memory at addresses 200 and 300, respectively. The lw and lh instructions are then used to load them. This way we are able to test if the results are correct.

3.3.3 Signal Tap




Fig.23. Signal Tap for lh instruction

Here we can see that the first lw instruction loads 0xF00F 0FF0 in, and then we use the lh instruction to activate the halfword signal. Again, our data becomes the low halfword of the value above. And after completing the sign bit it is 0x0000 0FF0. This shows that our lh instruction is working correctly. Then we look at the second part of the lw instruction, where

we loaded a 0x0000 FFFF in, and then used lh to load the halfword of that word, and after completing the sign bits, we get 0xFFFF FFFF, which is what we would expect, since the second word has a 1 in the sign bit of the halfword, which is the [15] bit, which is a negative number. So completing all the ones before that gives us 0xFFFF FFFF.

3.3.4 Block Diagram




Fig.24. Block diagram for lh instruction




Fig.25. Block diagram for MIPS [2]

We can notice that the circled ones are our newly added modules, that is, two multiplexers as well as a symbol expander. We can see the difference between our added modules and the original modules by comparing them with the previous block diagram.

4 Discussion/Conclusions

In conclusion, the integration of additional instructions such as nor (bitwise NOT OR), xori (exclusive OR immediate), and lh (load halfword) into the MIPS (Microprocessor without Interlocked Pipeline Stages) architecture. By incorporating these instructions, along with utilizing multiplexers for selecting high and low bits, and incorporating load halfword and load word operations, as well as a sign extender, the MIPS processor's capabilities have been expanded. Also plotted ASM with block diagrams. Through thorough testing utilizing SignalTap, the seamless integration and proper functioning of these augmented instructions have been ensured within the MIPS processor framework.

5 References

- [1] “MIPS architecture processors,” From Wikipedia, the free encyclopedia, Wikipedia, https://en.wikipedia.org/wiki/MIPS_architecture_processors (accessed Mar. 24, 2024).
- [2] “Lecture 20-Tutorial-MIPS-Assignment-3-v4.pdf,” Studocu, <https://liverpool.instructure.com/courses/67906/pages/lecture-notes-as-pdfs> (accessed Mar. 24, 2024).