Skip to content

docs: document RTL wrapper parameter support#1

Merged
lanserge merged 1 commit intomainfrom
rtl-wrapper-parameters
Apr 22, 2026
Merged

docs: document RTL wrapper parameter support#1
lanserge merged 1 commit intomainfrom
rtl-wrapper-parameters

Conversation

@lanserge
Copy link
Copy Markdown
Contributor

Summary

  • Add a new Verilog module parameters section to rtl-wrapper.md covering the TOML [parameters] table, Python-kwarg override precedence, p_* emission on Instance, and propagation into generator template substitution / [ports.*] params {name} substitution.
  • Update cv32e40p-example.md to demonstrate [parameters] with the core's PULP / FPU / counter knobs, and drop the stale "Parameters aren't set by the wrapper" caveat.

Pairs with chipflow-lib PR ChipFlow/chipflow-lib#162, which adds the parameter support these docs describe.

Test plan

  • Render rtl-wrapper.md and cv32e40p-example.md in a Markdown viewer; confirm formatting.
  • Cross-check the [parameters] code examples against the chipflow-lib implementation once #162 lands.

- rtl-wrapper.md: new "Verilog module parameters" section covering the TOML
  [parameters] table, Python-kwarg override precedence, p_* emission on
  Instance, and propagation into generator template substitution and
  [ports.*] params.
- cv32e40p-example.md: add a [parameters] table demonstrating the new
  override path, and drop the stale "Parameters aren't set by the wrapper"
  caveat.

Requires chipflow-lib PR #162.
@lanserge lanserge merged commit 978d5a6 into main Apr 22, 2026
@lanserge lanserge deleted the rtl-wrapper-parameters branch April 22, 2026 12:08
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant