Skip to content
View ChrisJim08's full-sized avatar

Block or report ChrisJim08

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. MIPS_Pipelined_core MIPS_Pipelined_core Public

    Need to move from gitlab

  2. MIPS_Single-cycle_core MIPS_Single-cycle_core Public

    Need to update from gitlab

    Assembly

  3. Recon_Bot Recon_Bot Public

    Embedded systems project

    C

  4. RISC-V_Single-cycle_core RISC-V_Single-cycle_core Public

    RISC-V single cycle processor written in SystemVerilog

    Java

  5. RISC-V_SoC RISC-V_SoC Public

    Currently experimenting with my custom RISC-V core.

    SystemVerilog

  6. Verilog_ATM Verilog_ATM Public

    Verilog