RELATÓRIO-PROJETO 3

Questão 1

Arquivo multiplexador8x1.vhd:

```
__ ***************
 1
 2
     -- Circuito: Multiplexador 8x1
                D Vetor de Entradas
 3
 4
                S Seletor
                Y Saída
 7
     library IEEE;
 8
     use IEEE.std_logic_1164.all;
 9
10
11
     entity MULTIPLEXADOR8X1 is port (
12
         D :in std logic vector (7 DOWNTO 0);
13
         S :in std logic vector (2 DOWNTO 0);
14
         Y :out std_logic);
15
     end MULTIPLEXADOR8X1;
16
17
18
     architecture mux8x1 of MULTIPLEXADOR8X1 is
19
     begin
20
21
        Y \leftarrow D(0) when S = "000" else
22
             D(1) when S = "001" else
23
             D(2) when S = "010" else
24
            D(3) when S = "011" else
25
            D(4) when S = "100" else
26
             D(5) when S = "101" else
27
             D(6) when S = "110" else
28
             D(7) when S = "111";
29
     end mux8x1;
30
```


Arquivo tb_multiplexador8x1.vhd:


```
7
    ENTITY testbench_mux8x1 IS END;
10
11
    LIBRARY ieee;
12  USE ieee.std_logic_1164.ALL;
    USE std.textio.ALL;
13
    USE ieee.numeric_std.ALL;
14
15
    -----
16
17
    ARCHITECTURE tb_multiplexador8x1 OF testbench_mux8x1 IS
18
19
   component MULTIPLEXADOR8X1
20
21 port(
22
     S :in std_logic_vector (2 DOWNTO 0);
        D :in std_logic_vector (7 DOWNTO 0);
23
24
      Y :out std_logic);
25 end component;
26
27
28
   signal clk : std_logic_vector (7 DOWNTO 0);
29 signal tb_s : std_logic_vector (2 DOWNTO 0);
30
31 Begin
32
33
    mux: MULTIPLEXADOR8X1 PORT MAP (D => clk, S => tb_s, Y => open);
34
35
36
   --Implementacao do processo de estimulo
37
38 clock: PROCESS
39 begin
        for i in 0 to 255 loop
40
     clk <= std_logic_vector(to_unsigned(i, 8));</pre>
41
42
           wait for 1 ns;
     end loop;
43
44 end process;
45
46
47 tbs: PROCESS
48 begin
     tb_s <= "000" , "001" after 256 ns, "010" after 512 ns, "011" after 768 ns,
49
             "100" after 1024 ns, "101" after 1280 ns, "110" after 1536 ns, "111" after 1792 ns;
50
51
             wait for 2048 ns;
52 end PROCESS;
53
54 end tb_multiplexador8x1;
```


Compilação:



Simulação:









	Entradas (D)	Seletor (S)	Saída (Y)
Cursor 1	1111 1110	000	0
Cursor 2	0000 0010	001	1
Cursor 3	1111 1011	010	0
Cursor 4	0000 1000	011	1
Cursor 5	1110 1111	100	0
Cursor 6	0010 0000	101	1
Cursor 7	1011 1111	110	0
Cursor 8	1000 0000	111	1

Questão 2

Arquivo decodificador4x16.vhd:

```
library IEEE;
    use IEEE.std_logic_1164.all;
10
    entity DECODIFICADOR4X16 is port (
    A :in std_logic_vector (3 DOWNTO 0);
Y :out std_logic_vector (15 DOWNTO 0));
13
     end DECODIFICADOR4X16;
15
16
17
    architecture dec4x16 of DECODIFICADOR4X16 is
18
19
        with A select
         Y <= "00000000000000001" when "0000",
20
             21
              22
              "000000000000001000" when "0011",
23
              "00000000000010000" when "0100",
24
              "0000000000100000" when "0101",
25
             "0000000001000000" when "0110",
26
              "0000000010000000" when "0111",
27
              "000000100000000" when "1000",
28
              "00000010000000000" when "1001",
29
30
              "00000100000000000" when "1010",
              "0000100000000000" when "1011",
31
              "00010000000000000" when "1100",
32
              "0010000000000000" when "1101",
              "01000000000000000" when "1110",
34
              "10000000000000000" when "1111",
35
              "000000000000000000" when others;
36
37
     end dec4x16;
```

Arquivo tb_decodificador4x16.vhd:

```
7
    ENTITY testbench_dec4x16 IS END;
9
     -----
10
    LIBRARY ieee;
    USE ieee.std_logic_1164.ALL;
11
12
    USE std.textio.ALL;
    use ieee.std logic signed.ALL;
13
14
15
    ARCHITECTURE tb_decodificador4x16 OF testbench_dec4x16 IS
16
17
    component DECODIFICADOR4X16
18
19
20
    port(
        A :in std logic vector (3 DOWNTO 0);
21
        Y :out std logic vector (15 DOWNTO 0));
22
23
    end component;
24
25
     signal A : std_logic_vector (3 DOWNTO 0);
26
     signal Y : std_logic_vector (15 DOWNTO 0);
27
28
29
    Begin
30
    dec: DECODIFICADOR4x16 PORT MAP (A => A, Y => Y);
31
32
     --Implementacao do processo de estimulo
33
34
35
    A <= "0000"
                          , "0001" after 5 ns, "0010" after 10 ns, "0011" after 15 ns,
         "0100" after 20 ns, "0101" after 25 ns, "0110" after 30 ns, "0111" after 35 ns,
36
         "1000" after 40 ns, "1001" after 45 ns, "1010" after 50 ns, "1011" after 55 ns,
37
         "1100" after 60 ns, "1101" after 65 ns, "1110" after 70 ns, "1111" after 75 ns;
38
39
    end tb decodificador4x16;
40
```

Compilação:





Simulação:

