RELATÓRIO-PROJETO 5

Questão 1


Arquivo exp5_ex1.vhd:

```
__ **************
     -- Circuito: Somador de 4 palavras
     -- usando 4 somadores completos
-- Vetores de Entrada
     --···S···Vetor de Saída
     __ ***********************
    library TEFE:
9 use IEEE.std_logic_1164.all;
10
11 v entity EXP5_EX1 is port (
     A, B :in std_logic_vector(3 DOWNTO 0);
S :out std_logic_vector(4 DOWNTO 0));
14
    end EXP5 EX1;
15
16
17 varchitecture ex1 of EXP5_EX1 is
18
         component SOMADOR_COMPLETO is
19
       port (
       A :in std_logic;
21
        B :in std_logic;
Cin :in std_logic;
22
23
       S :out std_logic;
Cout :out std_logic );
25
    end component;
27
     signal Cout_aux : std_logic_vector(2 DOWNTO 0);
29
30 ∨ begin
       som1: SOMADOR COMPLETO PORT MAP (Cin =>
                                                        '0', A => A(0), B => B(0), S => S(0), Cout => Cout_aux(0));
31
        som2: SOMADOR_COMPLETO PORT MAP (Cin => Cout_aux(0), A => A(1), B => B(1), S => S(1), Cout => Cout_aux(1));
       som3: SOMADOR_COMPLETO PORT MAP (Cin => Cout_aux(1), A => A(2), B => B(2), S => S(2), Cout => Cout_aux(2));
33
34
         som4: SOMADOR_COMPLETO PORT MAP (Cin => Cout_aux(2), A => A(3), B => B(3), S => S(3), Cout => S(4));
   end ex1;
```


Arquivo tb_exp5_ex1.vhd:


```
LIBRARY ieee;
10 USE ieee.std_logic_1164.ALL;
     USE std.textio.ALL;
    USE ieee.numeric_std.ALL;
14
15
     ENTITY testbench_exp5_ex1 IS END;
     ARCHITECTURE tb exp5 ex1 OF testbench exp5 ex1 IS
17
18
19
    component EXP5 EX1
20
     port (
       A, B :in std_logic_vector(3 DOWNTO 0);
22
23
         s :out std_logic_vector(4 DOWNTO 0));
24
     end component;
25
27
     signal aa, bb : std_logic_vector (3 DOWNTO 0);
28
29
30
31
     som: EXP5_EX1 PORT MAP (A => aa, B => bb, S => open);
32
33
     estimulo: PROCESS
35
     begin
36
         for i in 0 to 15 loop
37
             aa <= std_logic_vector(to_unsigned(i, 4));</pre>
38
             for j in 0 to 15 loop
                bb <= std logic vector(to unsigned(j, 4));</pre>
39
40
                 wait for 5 ns;
41
             end loop;
42
         end loop;
     end PROCESS estimulo;
43
44
     end tb_exp5_ex1;
```


Compilação:



Simulação:







	Entrada A	Entrada B	Saída S
Cursor 1	0000	1101	01101
Cursor 2	0001	1000	01001
Cursor 3	0010	0011	00101
Cursor 4	0111	1011	10010
Cursor 5	1000	1000	10000
Cursor 6	1001	0010	01011
Cursor 7	1110	0101	10011
Cursor 8	1111	1111	11110

Questão 2


Arquivo exp5ex2.vhd:

```
**************
 1
      Circuito: Somador de 4 palavras usando o
 2
    -- operador '+' da biblioteca std logic arith
               A,B Vetores de Entrada
4
                 S Vetor de Saída
       *************
 7
    library IEEE;
8
    use IEEE.std logic 1164.all;
9
    use IEEE.std_logic_arith.all;
10
11
    entity EXP5EX2 is port (
12
        A, B :in std logic vector(3 DOWNTO 0);
13
             :out std logic vector(4 DOWNTO 0));
14
15
    end EXP5EX2;
16
17
    architecture ex1 of EXP5EX2 is
18
19
20
    begin
        S <= ('0' & unsigned(A)) + ('0' & unsigned(B));</pre>
21
22
    end ex1;
23
```


Arquivo tb_exp5ex2.vhd:


```
8
     LIBRARY ieee;
 9
     USE ieee.std logic 1164.ALL;
     USE std.textio.ALL;
11
     USE ieee.numeric_std.ALL;
13
14
15
     ENTITY testbench exp5ex2 IS END;
16
17
     ARCHITECTURE tb_exp5ex2 OF testbench_exp5ex2 IS
18
     component EXP5EX2
19
20
21
     port (
       A, B :in std_logic_vector(3 DOWNTO 0);
S :out std_logic_vector(4 DOWNTO 0));
23
24
      end component;
25
26
     signal aa, bb : std_logic_vector (3 DOWNTO 0);
27
28
29
30
     som: EXP5EX2 PORT MAP (A => aa, B => bb, S => open);
31
32
     estimulo: PROCESS
33
35
     begin
          for i in 0 to 15 loop
36
37
              aa <= std_logic_vector(to_unsigned(i, 4));</pre>
38
              for j in 0 to 15 loop
39
                  bb <= std_logic_vector(to_unsigned(j, 4));</pre>
40
                  wait for 5 ns;
              end loop;
          end loop;
42
     end PROCESS estimulo;
43
```


Compilação:



Simulação:







	Entrada A	Entrada B	Saída S
Cursor 1	0000	1101	01101
Cursor 2	0001	1000	01001
Cursor 3	0010	0011	00101
Cursor 4	0111	1011	10010
Cursor 5	1000	1000	10000
Cursor 6	1001	0010	01011
Cursor 7	1110	0101	10011
Cursor 8	1111	1111	11110

Questão 3


Arquivo exp5ex3tm.vhd:

```
-- Top Module para comparar as saídas dos
    -- Circuitos:
    -- 1. Somador de 4 palavras usando 4
    -- somadores completos(Device Under Test);
    -- 2. Somador de 4 palavras usando o operador
    -- '+' da biblioteca std_logic_arith (Golden Model)
              A,B Vetores de Entrada
10
              S_dut Saída do circuito 1
               S_gm Saída do circuito 2
12
     15
    library IEEE;
16
    use IEEE.std_logic_1164.all;
    use IEEE.std_logic_arith.all;
17
    entity EXP5EX3TM is
19
    end EXP5EX3TM;
21
    ______
23
    architecture ex3 of EXP5EX3TM is
24
       component EXP5_EX1 is port (
       A, B :in std_logic_vector(3 DOWNTO 0);
26
27
       S :out std_logic_vector(4 DOWNTO 0));
28
       end component;
29
        component EXP5EX2 is port (
           A, B :in std_logic_vector(3 DOWNTO 0);
31
           S :out std_logic_vector(4 DOWNTO 0));
33
        end component;
34
        component testbench exp5ex3 is port (
           S_dut, S_gm :in STD_LOGIC_VECTOR(4 DOWNTO 0);
36
37
           A, B :out STD_LOGIC_VECTOR(3 DOWNTO 0));
38
        end component;
39
40
        signal A, B
                      : STD_LOGIC_VECTOR(3 DOWNTO 0);
       signal S_dut, S_gm : STD_LOGIC_VECTOR(4 DOWNTO 0);
41
43
           U0: EXP5_EX1 PORT MAP(A, B, S_dut);
45
           U1: EXP5EX2 PORT MAP(A, B, S_gm);
46
           U2: TESTBENCH_EXP5EX3 PORT MAP(S_dut, S_gm, A, B);
    end ex3;
```


Arquivo tb_exp5ex3.vhd:


```
15
     LIBRARY ieee;
16
     USE ieee.std_logic_1164.ALL;
17
     USE std.textio.ALL;
18
     USE ieee.numeric_std.ALL;
19
20
     ENTITY testbench_exp5ex3 IS
21
     port (S_dut, S_gm: in STD_LOGIC_VECTOR(4 DOWNTO 0);
           Α, Β
                    : out STD_LOGIC_VECTOR(3 DOWNTO 0));
23
24
     END testbench_exp5ex3;
25
26
27
28
     ARCHITECTURE tb_exp5ex3 OF testbench_exp5ex3 IS
29
30
     Begin
31
32
33
     estimulo: PROCESS
34
     begin
35
         report "Iniciando teste..." severity NOTE;
36
         for i in 0 to 15 loop
37
38
             A <= std_logic_vector(to_unsigned(i, 4));
39
             for j in 0 to 15 loop
40
                 B <= std_logic_vector(to_unsigned(j, 4));</pre>
41
                 wait for 500 ns;
                 assert (S_gm = S_dut) report "Falhou" severity ERROR;
42
43
         end loop;
44
45
         report "Teste finalizado!" severity NOTE;
46
47
48
         wait;
49
50
     end PROCESS estimulo;
51
     end tb_exp5ex3;
```

Compilação:



Simulação:





	Entrada A	Entrada B	Saída S (DUT)	Saída S (GM)
Cursor 1	0010	1100	01110	01110
Cursor 2	0011	0110	01001	01001
Cursor 3	0100	0001	00101	00101
Cursor 4	1010	1101	10111	10111
Cursor 5	1011	0101	10000	10000
Cursor 6	1100	0010	01110	01110