RELATÓRIO-PROJETO 6

Questão 1


Arquivo exp6ex1.vhd:

```
-- Circuito: flip-fLop JK
     -- gatilhado pela borda de subida
                PR, CLR - Entradas assíncronas
 4
                CLK - Clock
                 JK - Entrada síncrona
                 O - Saída
 7
     library IEEE;
     use IEEE.std logic 1164.all;
11
13
    entity EXP6EX1 is port (
         PR, CLR, CLK :in std logic;
14
15
         JK :in std_logic_vector(1 DOWNTO 0);
16
         Q :out std logic);
17
     end EXP6EX1;
18
     architecture flipflopJK of EXP6EX1 is
20
21
     begin
         process(PR, CLR, CLK)
22
23
             variable Qbuf: std_logic;
24
         begin
             if (PR = '1') then
25
26
                 Qbuf := '1';
             elsif (PR = '0' and CLR = '1') then
27
                 Obuf := '0';
28
             elsif rising_edge(CLK) then
29
                 case JK is
30
                     when "00" => Qbuf := Qbuf;
31
                     when "01" => Qbuf := '0';
32
                     when "10" => Qbuf := '1';
33
                     when "11" => Qbuf := not(Qbuf);
34
                     when others => Qbuf := Qbuf;
35
                 end case;
36
37
             else
38
                 Qbuf := Qbuf;
39
             end if;
40
             Q <= Qbuf;
         end process;
41
42
     end flipflopJK;
```


Arquivo tb_exp6ex1.vhd:

```
38
                                                                                                                           estimulo: PROCESS
                                                                                                             39
     -- Testbench para simulacao Funcional do
     -- Testbench para simulacao Funcional do
-- Circuito: flip-flop JK
-- gatilhado pela borda de subida
-- PR, CLR - Entradas assíncronas
-- CLK - Clock
-- JK - Entrada síncrona
-- Q - Saída
                                                                                                                                pr <= '0'; clr <= '1';
                                                                                                             40
                                                                                                             41
                                                                                                                                 for i in 0 to 3 loop
                                                                                                                                     jk <= std_logic_vector(to_unsigned(i, 2));</pre>
                                                                                                             43
                                                                                                                                      wait for 10 ns;
                                                                                                                                end loop;
                                                                                                             44
                                                                                                             45
                                                                                                             46
                                                                                                                                pr <= '1';
     library IEEE;
use IEEE.std_logic_1164.all;
use std.textio.all;
                                                                                                                                for i in 0 to 3 loop
                                                                                                                                   jk <= std_logic_vector(to_unsigned(i, 2));</pre>
                                                                                                             49
                                                                                                                                      wait for 10 ns;
                                                                                                                                end loop;
                                                                                                             50
                                                                                                             51
     entity testbench_exp6ex1 IS END;
                                                                                                                                for i in 0 to 3 loop
     architecture tb exp6ex1 of testbench exp6ex1 is
19
20
21
22
                                                                                                                                   jk <= std_logic_vector(to_unsigned(i, 2));</pre>
                                                                                                             55
                                                                                                                                      wait for 10 ns;
                                                                                                             56
                                                                                                                                end loop;
              PR, CLR, CLK :in std_logic;
JK :in std_logic_vector(1 DOWNTO 0);
Q :out std_logic);
24
25
                                                                                                                                pr <= '0';
                                                                                                             59
                                                                                                                                 for i in 0 to 3 loop
26
27
28
29
30
31
32
33
34
35
                                                                                                             60
                                                                                                                                   jk <= std_logic_vector(to_unsigned(i, 2));</pre>
                                                                                                                                      wait for 10 ns;
                                                                                                             61
          signal pr, clr: std_logic;
signal clk : std_logic := '0';
signal jk : std_logic_vector(1 DOWNTO 0);
                                                                                                                                end loop;
                                                                                                                           end PROCESS estimulo;
                                                                                                                     end tb exp6ex1;
           flp: EXP6EX1 PORT MAP (PR => pr, CLR => clr, CLK => clk, JK => jk, Q => open);
           clk <= not clk after 5 ns;
```

Compilação:



Simulação:



	PR	CLR	CLK	J	К	Q
Cursor 1	0	1	SUBIDA	1	1	0
Cursor 2	1	1	SUBIDA	0	1	1
Cursor 3	1	0	DESCIDA	0	1	1
Cursor 4	0	0	SUBIDA	0	0	1
Cursor 5	0	0	SUBIDA	0	1	0
Cursor 6	0	0	SUBIDA	1	0	1
Cursor 7	0	0	SUBIDA	1	1	0

Questão 2


Arquivo exp6ex1.vhd:

```
__ ******************************
     -- Circuito: Registrador de deslocamento
     -- bidirecional de 4 bits
                RST, LOAD - Entradas assíncronas
                CLK - Clock
                D, DIR, L e R - Entradas síncronas
               Q - Saída
     __ *****************************
10
11
     use IEEE.STD_LOGIC_1164.ALL;
12
     -----
13
     entity EXP6EX2 is port (
         CLK, RST, LOAD, DIR, L, R : in std_logic;
15
         D : in std_logic_vector(3 DOWNTO 0);
16
        Q : out std_logic_vector(3 DOWNTO 0));
17
     end EXP6EX2;
18
19
     architecture registradorDeslocamento of EXP6EX2 is
20
         signal currentState, nextState : std_logic_vector(3 DOWNTO 0);
21
22
23
     begin
24
25
         sync_proc: process(CLK)
26
         begin
27
            if rising_edge(CLK) then
28
                currentState <= nextState;</pre>
29
            end if;
30
         end process sync_proc;
31
32
33
         comb_proc: process(currentState, RST, LOAD, DIR, D, L, R)
34
         begin
            if (RST = '1') then
35
                nextState <= "0000";</pre>
36
             elsif (LOAD = '1') then
37
38
               nextState <= D;</pre>
             elsif (DIR = '0') then
39
40
               nextState <= currentState(2) & currentState(1) & currentState(0) & L;</pre>
41
             elsif (DIR = '1') then
42
                nextState <= R & currentState(3) & currentState(2) & currentState(1);</pre>
43
             else nextState <= currentstate;</pre>
             end if;
         end process;
45
46
         Q <= currentState;</pre>
47
     end registradorDeslocamento;
```


Arquivo tb_exp6ex1.vhd:


```
-- Testbench para simulacao Funcional do
                        -- Circuito: Registrador de deslocamento
                   4
                        -- bidirecional de 4 bits
                                      RST, LOAD - Entradas assíncronas
                   5
                                      CLK - Clock
                   6
                   7
                                     D, DIR, L e R - Entradas síncronas
                   8
                                     Q - Saída
                   9
                  10
                         library IEEE;
                  11
                        use IEEE.std logic 1164.all;
                  12
                  13
                        use std.textio.all;
                  14
                        use ieee.numeric_std.all;
                  15
                             ------
                  16
                  17
                         entity testbench_exp6ex2 IS END;
                  18
                         architecture tb_exp6ex2 of testbench_exp6ex2 is
                  19
                  20
                              component EXP6EX2
                  21
                  22
                  23
                              port (
                  24
                                  CLK, RST, LOAD, DIR, L, R : in std_logic;
                  25
                                  D : in std_logic_vector(3 DOWNTO 0);
                                  Q : out std_logic_vector(3 DOWNTO 0));
                  26
                             end component;
                  27
                  28
                             signal load, rst : std_logic;
                  29
                              signal clk : std_logic := '0';
                  30
                              signal d : std_logic_vector(3 DOWNTO 0);
                  31
                  32
                              signal DIR_L_R : std_logic_vector(2 DOWNTO 0);
35
       rgd: EXP6EX2 PORT MAP (LOAD \Rightarrow load, RST \Rightarrow rst, DIR \Rightarrow DIR_L_R(2), L \Rightarrow DIR_L_R(1), R \Rightarrow DIR_L_R(0), CLK \Rightarrow clk, D \Rightarrow d, Q \Rightarrow open); clk \Leftarrow not clk after 5 ns;
36
37
40
       begin
   -- Código com D fixado em um valor qualquer
42
43
44
45
46
          rst <= '1'; load <= '0';
          for j in 0 to 7 loop
    DIR_L_R <= std_logic_vector(to_unsigned(j, 3));</pre>
49
                 wait for 10 ns;
50
51
         55
56
57
58
59
60
61
          end loop;
         62
63
          load <= '0';
for j in 0 to 7 loop
    DIR_L_R <= std_logic_vector(to_unsigned(j, 3));
    wait for 10 ns;</pre>
       end loop;
end PROCESS estimulo;
    end tb_exp6ex2;
```

Compilação:



Simulação (Feita com D fixo em 1010):





	CLK	RST	LOAD	DIR	L	R	Q	nextState
Cursor 1	SUBIDA	1	1	1	0	0	0000	0000
Cursor 2	SUBIDA	0	1	0	0	0	1010	1010
Cursor 3	SUBIDA	0	0	0	0	0	0100	1000
Cursor 4	SUBIDA	0	0	0	1	0	0001	0011
Cursor 5	SUBIDA	0	0	1	0	0	0001	0000
Cursor 6	SUBIDA	0	0	1	0	1	1000	1100