

# RELATÓRIO- PROJETO 7

## Questão 1


Arquivo exp7.vhd:

```
13 library IEEE;
14 use IEEE.std_logic_1164.ALL;
15
16 entity maquinaEstados is port(
17     A : in std_logic_vector(1 DOWNTO 0);
18     clock, reset : in std_logic;
19     -- Y : out std_logic_vector(2 DOWNTO 0));
20     refrigerante, troco25, troco50 : out std_logic);
21 end maquinaEstados;
22
23 architecture maquinaEstados_arch of maquinaEstados is
24
25     type estado is (STinit, ST25, ST50, ST75, ST100, ST125, D25, D50, D75);
26
27     signal currentState, nextState : estado;
28     signal Y : std_logic_vector(2 DOWNTO 0);
29
30 begin
31
32     sync_proc: process (clock, reset)
33     begin
34         if (reset = '1') then
35             currentState <= STinit;
36         elsif rising_edge(clock) then
37             currentState <= nextState;
38         end if;
39     end process sync_proc;
40
41     comb_proc: process(currentState, A)
42     begin
43         case currentState is
44             when STinit => Y <= "000";
45             case A is
46                 when "01" => nextState <= ST25;
47                 when "10" => nextState <= ST50;
48                 when others => nextState <= STinit;
49             end case;
50             when ST25 => Y <= "000";
51             case A is
52                 when "00" => nextState <= ST25;
53                 when "01" => nextState <= ST50;
54                 when "10" => nextState <= ST75;
55                 when others => nextState <= D25;
56             end case;
57             when ST50 => Y <= "000";
58             case A is
59                 when "00" => nextState <= ST50;
60                 when "01" => nextState <= ST75;
61                 when "10" => nextState <= ST100;
62
63                 when "01" => nextState <= ST75;
64                 when "10" => nextState <= ST100;
65                 when others => nextState <= D50;
66             end case;
67             when ST75 => Y <= "000";
68             case A is
69                 when "00" => nextState <= ST75;
70                 when "01" => nextState <= ST100;
71                 when "10" => nextState <= ST125;
72                 when others => nextState <= D75;
73             end case;
74             when ST100 => Y <= "100";
75             case A is
76                 when "01" => nextState <= ST25;
77                 when "10" => nextState <= ST50;
78                 when others => nextState <= STinit;
79             end case;
80             when ST125 => Y <= "110";
81             case A is
82                 when "01" => nextState <= ST25;
83                 when "10" => nextState <= ST50;
84                 when others => nextState <= STinit;
85             end case;
86             when D25 => Y <= "010";
87             case A is
88                 when "01" => nextState <= ST25;
89                 when "10" => nextState <= ST50;
90                 when others => nextState <= STinit;
91             end case;
92             when D50 => Y <= "001";
93             case A is
94                 when "01" => nextState <= ST25;
95                 when "10" => nextState <= ST50;
96                 when others => nextState <= STinit;
97             end case;
98             when D75 => Y <= "011";
99             case A is
100                 when "01" => nextState <= ST25;
101                 when "10" => nextState <= ST50;
102                 when others => nextState <= STinit;
103             end case;
104             Y <= "000";
105             nextState <= STinit;
106         end case;
107     end process comb_proc;
108     refrigerante <= Y(2);
109     troco25 <= Y(1);
110     troco50 <= Y(0);
111 end maquinaEstados_arch;
```


## Arquivo tb\_exp7.vhd:

```
1  -- *****
2  -- Testbench para simulacao Funcional do
3  -- Circuito: Máquina de estado síncrona do tipo
4  -- Moore para controlar uma máquina de refrigerantes
5  --      clock, reset - Entradas assíncronas
6  --      A - Entrada síncrona
7  --      Stinit, ST25, ST50, ST75, ST100
8  --      ST125, D25, D50, D75 - Possíveis
9  --      estados que a máquina pode assumir
10 --      refrigerante, troco25, troco50 - Possíveis
11 --      saídas da máquina
12 -- *****
13 |-----|
14 library IEEE;
15 use IEEE.std_logic_1164.all;
16 use std.textio.all;
17 use ieee.numeric_std.all;
18 |-----|
19
20 entity testbench_exp7 IS END;
21
22 architecture tb_exp7 of testbench_exp7 is
23
24     component maquinaEstados
25     port (
26         clock, reset : in std_logic;
27         A : in std_logic_vector(1 DOWNTO 0);
28         refrigerante, troco25, troco50 : out std_logic);
29     end component;
30 |-----|
31     signal rst : std_logic;
32     signal clk : std_logic := '0';
33     signal a : std_logic_vector(1 DOWNTO 0);
34
35     Begin
36
37     mde: maquinaEstados PORT MAP (clock => clk, reset => rst, a => A , refrigerante => open, troco25 => open, troco50 => open);
38     clk <= not clk after 5 ns;
39
40
41     estimulo: PROCESS
42     begin
43         -- Código com reset desativado
44
45         rst <= '0';
46
47         a <= "00"; wait for 10 ns;      -- Mantendo o estado inicial
48         a <= "01"; wait for 10 ns;      -- Adicionando 25 centavos
49         a <= "11"; wait for 10 ns;      -- Devolvendo 25 centavos
50         a <= "01"; wait for 20 ns;      -- Adicionando 25 centavos (x2)
51         a <= "11"; wait for 10 ns;      -- Devolvendo 50 centavos
52         a <= "01"; wait for 30 ns;      -- Adicionando 25 centavos (x3)
53         a <= "11"; wait for 10 ns;      -- Devolvendo 75 centavos
54         a <= "01"; wait for 40 ns;      -- Adicionando 25 centavos (x4), Retorna um refri
55
56         rst <= '1'; wait for 10 ns;      -- Retornando ao estado inicial
57         rst <= '0';
58
59         a <= "10"; wait for 10 ns;      -- Adicionando 50 centavos
60         a <= "11"; wait for 10 ns;      -- Devolvendo 50 centavos
61         a <= "10"; wait for 20 ns;      -- Adicionando 50 centavos (x2)
62         a <= "01"; wait for 30 ns;      -- Adicionando 75 centavos
63         a <= "10"; wait for 10 ns;      -- Adicionando 50 centavos, retorna 25 centavos e um refri
64
65     end PROCESS estimulo;
66 end tb_exp7;
```

## Compilação:



Timing diagram for the testbench\_exp7 module. The diagram shows signals: /testbench\_exp7/instrReset, /testbench\_exp7/instrClock, /testbench\_exp7/instrA, /testbench\_exp7/instrYState, /testbench\_exp7/instrCurrentState, /testbench\_exp7/instrM7, /testbench\_exp7/instrM8InRange, /testbench\_exp7/instrM25, and /testbench\_exp7/instrM30. The time scale is 1 ns. The diagram shows the sequence of instructions and the state of the processor over time.



	reset	clock	Current State	Refri	Troco 25	Troco 50	A	Next State
Cursor 1	0	SUBIDA	ST25	0	0	0	01	ST50
Cursor 2	0	SUBIDA	D25	0	1	0	11	INIT
Cursor 3	0	SUBIDA	ST50	0	0	0	01	ST75
Cursor 4	0	SUBIDA	D50	0	0	1	11	INIT
Cursor 5	0	SUBIDA	ST75	0	0	0	01	ST100
Cursor 6	0	SUBIDA	D75	0	1	1	11	INIT
Cursor 7	0	SUBIDA	ST100	1	0	0	01	ST25
Cursor 8	1	SUBIDA	INIT	0	0	0	01	ST25
Cursor 9	0	SUBIDA	ST125	1	1	0	10	ST50