## **RELATÓRIO-PROJETO 7**

#### Questão 1


## Arquivo exp7.vhd:

```
when "01" => nextState <= ST75;
      library IEEE;
                                                                                                                                 when "10" => nextState <= ST100;
      use IEEE.std_logic_1164.ALL;
                                                                                                                                 when others => nextState <= D50;
15
                                                                                                                             end case;
      entity maquinaEstados is port(
                                                                                                                         when ST75 => Y <= "000";
          A : in std_logic_vector(1 DOWNTO 0); clock, reset : in std_logic;
                                                                                                                            case A is
18
                                                                                                                                when "00" => nextState <= ST75;
when "01" => nextState <= ST100;
when "10" => nextState <= ST125;
           -- Y : out std_logic_vector(2 DOWNTO 0));
20
         refrigerante, troco25, troco50 : out std_logic);
                                                                                                   69
21
      end maquinaEstados;
                                                                                                                                 when others => nextState <= D75;
23
      architecture maquinaEstados_arch of maquinaEstados is
                                                                                                                        when ST100 => Y <= "100":
24
                                                                                                                            case A is
25
                                                                                                                                when "01" => nextState <= ST25;
26
           type estado is (STinit, ST25, ST50, ST75, ST100, ST125, D25, D50, D75);
                                                                                                                                 when "10" => nextState <= ST50;
27
                                                                                                                                 when others => nextState <= STinit;
28
           signal currentState, nextState : estado;
29
           signal Y : std_logic_vector(2 DOWNTO 0);
                                                                                                                        when ST125 => Y <= "110":
30
                                                                                                                            case A is
31
                                                                                                                               when "01" => nextState <= ST25;
32
                                                                                                                                when "10" => nextState <= ST25;
when "10" => nextState <= ST50;
when others => nextState <= STinit;
                                                                                                   81
33
           sync_proc: process (clock, reset)
34
35
              if (reset = '1') then
                                                                                                                        when D25 => Y <= "010":
                    currentState <= STinit;
                                                                                                                            case A is
37
                elsif rising_edge(clock) then
                                                                                                                               when "01" => nextState <= ST25;
38
                   currentState <= nextState;</pre>
                                                                                                                                 when "10" => nextState <= ST50;
                                                                                                   87
                                                                                                                                 when others => nextState <= STinit;
40
           end process sync_proc;
41
           comb_proc: process(currentState, A)
42
                                                                                                                        when D50 => Y <= "001";
                                                                                                                            case A is
43
                                                                                                                               when "01" => nextState <= ST25;
when "10" => nextState <= ST50;</pre>
               case currentState is
45
                     when STinit => Y <= "000";
                                                                                                                                 when others => nextState <= STinit;
46
                        case A is
                                                                                                                             end case;
                            when "01" => nextState <= ST25;
when "10" => nextState <= ST50;
48
                                                                                                                        when D75 => Y <= "011";
                                                                                                                            case A is
                             when others => nextState <= STinit;
49
                                                                                                                               when "01" => nextState <= ST25;
                         end case;
                                                                                                                                 when "10" => nextState <= ST50;
51
                     when ST25 => Y <= "000":
                                                                                                   99
                                                                                                  100
                                                                                                                                 when others => nextState <= STinit;
52
                         case A is
                             when "00" => nextState <= ST25;
                             when "01" => nextState <= ST50;
                                                                                                                        when others =>
Y <= "000";
54
                                                                                                  102
                             when "10" => nextState <= ST75;
55
                                                                                                  103
                              when others => nextState <= D25;
                                                                                                  104
                                                                                                                            nextState <= STinit;</pre>
                    end case;
when ST50 => Y <= "000";
                                                                                                                   end case:
                                                                                                  105
58
                                                                                                  106
                                                                                                               end process comb proc;
                        n S150 => r <= 000 ,
case A is
when "00" => nextState <= ST50;
when "01" => nextState <= ST75;
when "10" => nextState <= ST100;
59
                                                                                                  107
                                                                                                              refrigerante <= Y(2);
60
                                                                                                  108
                                                                                                               troco25 <= Y(1):
                                                                                                              troco50 <= Y(0);
                                                                                                         end maquinaEstados_arch;
```


## Arquivo tb\_exp7.vhd:


```
Testbench para simulação Funcional do
             Circuito: Máquina de estado síncrona do tipo
            Moore para controlar uma máquina de refrigerantes clock, reset - Entradas assíncronas
                       A - Entrada síncrona
                 STinit, ST25, ST50, ST75, ST100
ST125, D25, D50, D75 - Possíveis
                 estados que a máquina pode assumir
refrigerante, troco25, troco50 - Possíveis
11
           13
14
15
       use IEEE.std_logic_1164.all;
       use std.textio.all;
16
17
18
       entity testbench_exp7 IS END;
20
21
        architecture tb_exp7 of testbench_exp7 is
24
             component maquinaEstados
25
            port (
                 clock, reset : in std_logic;
                 A : in std_logic_vector(1 DOWNTO 0);
27
                 refrigerante, troco25, troco50 : out std_logic);
29
            signal rst : std_logic;
signal clk : std_logic := '0';
signal a : std_logic_vector(1 DOWNTO θ);
31
32
33
34
35
36
             mde: maquinaEstados PORT MAP (clock => clk, reset => rst, a => A , refrigerante => open, troco25 => open, troco50 => open);
38
            clk <= not clk after 5 ns;
40
            estimulo: PROCESS
41
                 -- Código com reset desativado
42
                rst <= '0';
44
45
46
                a <= "00"; wait for 10 ns;
a <= "01"; wait for 10 ns;</pre>
                                                         -- Mantendo o estado inicial
47
                                                         -- Adicionando 25 centavos
                a <= "11"; wait for 10 ns;
a <= "01"; wait for 20 ns;</pre>
                                                         -- Devolvendo 25 centavos
-- Adicionando 25 centavos (x2)
48
49
                a <= "11"; wait for 10 ns;
a <= "01"; wait for 30 ns;</pre>
                                                         -- Devolvendo 50 centavos
-- Adicionando 25 centavos (x3)
50
51
52
53
54
55
56
57
                a <= "11"; wait for 10 ns;
a <= "01"; wait for 40 ns;</pre>
                                                         -- Devolvendo 75 centavos
                                                         -- Adicionando 25 centavos (x4), Retorna um refri
                rst <= '1'; wait for 10 ns;
rst <= '0';
                                                         -- Retornando ao estado inicial
                a <= "10"; wait for 10 ns;
a <= "11"; wait for 10 ns;</pre>
58
59
                                                          -- Adicionando 50 centavos
                                                         -- Devolvendo 50 centavos
                a <= "10"; wait for 20 ns;
a <= "01"; wait for 30 ns;
                                                         -- Adicionando 50 centavos (x2)
-- Adicionando 75 centavos
60
61
                                                          -- Adicionando 50 centavos, retorna 25 centavos e um refri
63
            end PROCESS estimulo;
```

### Compilação:



# Simulação:





	reset	clock	Current	Refri	Troco	Troco	Α	Next
			State		25	50		State
Cursor 1	0	SUBIDA	ST25	0	0	0	01	ST50
Cursor 2	0	SUBIDA	D25	0	1	0	11	INIT
Cursor 3	0	SUBIDA	ST50	0	0	0	01	ST75
Cursor 4	0	SUBIDA	D50	0	0	1	11	INIT
Cursor 5	0	SUBIDA	ST75	0	0	0	01	ST100
Cursor 6	0	SUBIDA	D75	0	1	1	11	INIT
Cursor 7	0	SUBIDA	ST100	1	0	0	01	ST25
Cursor 8	1	SUBIDA	INIT	0	0	0	01	ST25
Cursor 9	0	SUBIDA	ST125	1	1	0	10	ST50