ElektroNeo / verilog Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Verilog blocks for Xilinx Spartan 6 XC6SLX45 (CSG324) FPGA board.

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
4-bit-Counter		4-bit-Counter
And-Gate		And-Gate
LICENSE		LICENSE
README.md		README.md

Repository files navigation

Verilog Examples For Xilinx Spartan 6 FPGA Board

Examples

And Gate: AND Gate which input connected to SW0 and SW1 and output connected to LD0.
4-bit Counter: 4-bit 1 secondounter shows counts on LD0 to LD3.

About

Verilog blocks for Xilinx Spartan 6 XC6SLX45 (CSG324) FPGA board.

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%