





Introduction

- today, any device
 - automotive, aeronautics, space
 - domestic appliances, traffice lights, ...
 - contains a microprocessor!
- embedded application
 - software → smart device
 - hardware running the software
 - based on transistors + memory technologies



Embedded microprocessor market








Comparison

- Laptop/Desktop
 - 64-bit
 - 1-3 GHz
 - 4-8 GB
 - x86 Intel, AMD
- Mobile
 - 32/64-bits
 - 1-3 Ghz
 - 0.5-2 Gb
 - ARM Nvidia, Qualcom

- Embedded
 - 8, 16, 32, 64-bit
 - 10-500 MHz
 - 1-100 MB
 - AVR, TriCore, ARM,Sparc, Mips, x86 (32-bit), PowerPC, ...
 - DSP, FPGA




Von Neuman's machine




loop

- (0) read instruction
- (1) read operands
- (2) compute
- (3) write result



Overview

- Introduction
 - Making basic circuits
 - Making the memory
 - Making the processor
 - Conclusion



How to implement it?

- number encoding bit (Binary digIT)
 - base-2 numbers 0 or 1
- natural number encoding

$$N = (B_n B_{n-1} ... B_1 B_0)_2$$

= $B_n 2^n + B_{n+1} 2^{n+1} + ... + B_1 2^1 + B_0 2^0$


integer encoding – 2's complement

$$- (-N) \text{ s.t. } N + (-N) = 0$$

$$- (-N)_2 = (\overline{B}_n \overline{B}_{n-1} \dots \overline{B}_1 \overline{B}_0) \pm 1$$

note

$$-A+B=OR, A.B=AND, \overline{A}=NOT$$




Designing circuits

- $B = \{0, 1\} \rightarrow Boolean algebra$
- designing circuit = designing Boolean function(s)
 - identifying boolean input
 - writing a truth table
 - express the output in con(dis)junctive normal form
- (B, NOT, AND, OR) complete group any function can be computed as a combination of these operators
- minimization
 - Karnaugh table (≤ 6 inputs)
 - Quine Mc Cluskey algorithm



Example: Adder 1-bit



Α	В	C_{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$F_{cout}(A, B, C_{in}) =$$

$$\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F_{s}(A, B, C_{in}) =$$

$$\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

Electronic notation $\overline{A} = NOTA$


$$A \cdot B = A AND B$$

 $A + B = A OR B$



How to implement Boolean operator as NOT?

Convention: 0 = 0V, 1 = 1.8V or 3.3 or 5V)






MOSFET (Metal-Oxid-Semiconductor Field-Effect Transistor) n-channel

gate = 0 ==> no current (off) gate = 1 ==> current flows from source to drain (on)



How to implement Boolean operator as NOT?



NOT implementation

$$Vdd = 1$$

$$Vss = 0$$

$$when A = 1$$

$$T_{1} off$$

$$T_{2} on$$

$$Q = 0$$


$$when A = 0$$

$$T_{1} on$$


$$T_{2} off$$

$$Q = 1$$

CMOS (Complementary Metal–Oxide–Semiconductor)



Implementing NAND (NOR)



Vdd = 1Vss = 0when A = 1 and B = 1 T_1^A , T_1^B off T^{A}_{2} , T^{B}_{2} on Out = 0when A = 0 and B = 1 T_1^A , T_2^B on T_1^B , T_2^A off Out = 1when A = 1 and B = 0 T_1^A , T_2^B off T_1^B , T_2^A on Out = 1when A = 0 and B = 0 T_1^A , T_1^B on T^A₂, T^B₂ off Out = 1





Composing gates to make a circuit



$$F_{cout}(A, B, C_{in}) = \overline{ABC + ABC} + ABC$$

$$F_{S}(A, B, C_{in}) = \overline{ABC} + \overline{ABC} + ABC$$







Designing a basic circuit

- identify inputs
- identify outputs → function to implement
- write a truth table for each function / output
- write the equation for each function (using conjonctive or disjonctive normal form)
- implement the circuit using AND / OR / NOT gates (automatic)
- build the circuit using transistors (synthesis – mostly automatic)



Composing circuits to make bigger circuits





$$A = A_3 A_2 A_1 A_0$$


 $B = B_3 B_2 B_1 B_0$
 $S = S_0 S_2 S_1 S_0$


$$S_0 = A_0 + B_0 + C_{in}$$


 $S_1 = A_1 + B_1 + C_{out,0}$
 $S_2 = A_2 + B_2 + C_{out,1}$
 $S_3 = A_3 + B_3 + C_{out,2}$




Arithmetic circuits















Useful circuit










Overview

- Introduction
 - Making basic circuits
 - Making the memory
 - Making the processor
 - Conclusion




1-bit memory: flip-flop






S ^t	R ^t	Q ^{t+1}	$\overline{\mathbf{Q}}^{t+1}$
1	1	Q ^t	\overline{Q}^t
1	0	0	1
0	1	1	0
0	0	X	Χ






D flip-floop





D ^t	Cpt	Q^{t+1}	\overline{Q}^{t+1}
X	1	Q ^t	\overline{Q}^t
0	0	0	1
1	0	1	0






Von Neuman machine: control unit automaton


loop

- (0) read instruction
- (1) read operands
- (2) compute
- (3) write result




Q_1^t	Q_0^t	Q^{t+1}	$\mathbf{Q}^{t+1}_{}0}$	D_1^t	D_0^t
0	0	0	1	0	1
0	1	1	0	1	0
1	0	1	1	1	1
1	1	0	0	0	0

$$\begin{aligned} &D_0^t = \overline{Q}_0^t \\ &D_1^t = \overline{Q}_1^t \ Q_0^t + Q_1^t \ \overline{Q}_0^t \end{aligned}$$






Von Neuman machine: control unit







Hardware register


- machine word = n bit
 - n = 64 in laptop
 - n = 8 / 16 / 32 /64 in embedded systems
- hardware register
 - set of D flip-flop
 - storage for a word
 - Cp = set signal
- read operation
- write operation
 - set value on D
 - set 0 on \overline{W}







Register bank (write operation)






Register bank (read operation)


- combination of register outputs?
 - wired OR does not work (electronic properties)
 - n multiplexers (for n-bits)
 - tristate buffer OK

Α	В	С
Χ	0	Z (high imp)
0	1	0
1	1	1





System bus




write word w to address a

- put w on DATA, a on ADDR and R/ \overline{W} to 0
- then set ENA to 1
- wait for ACK set to 1 and reset ENA

read word w to address a


- put a on ADDR and R/\overline{W} to 1
- then set ENA to 1
- wait for ACK set to 1
- then reset ENA and read w from DATA

Architecture of memory word size memory cells DECODER DATA_{n-1} DATA₀ DATA_0 $\mathsf{DATA}_{\mathsf{n-1}}$ **ENA ADDR** (in) (out)₂₇ (out) (in)




Memory types

- memory cell = D flip-flop (volatile)
 - SRAM (Static Random Access Memory)
 - very fast but requires 8 transistor / cell
- memory cell = 1 transistor + 1 capacitor (volatile)
 - DRAM (Dynamic Random Access Memory)
 - slow and cheap (often called main memory)
 - different technology as micoprocessor => different chip
- memory cell = 1 fuse (non-volatile)
 - PROM (Programmable Read-Only Memory)
 - burnt = 0, non-burnt = 1
- memory cell = flash memory cell (non-volatile)
 - EEPROM (Electrically Erasable Programmable ROM)
 - write very slow and by blocks
 - same technology as SSD or USB key



DRAM memory cell

- capacitor
 - empty \rightarrow 0
 - loaded \rightarrow 1
- read
 - charge moved to a buffer (D flip-flop)
 - capacitor emptied
 - → need for reload
- write
 - capacitor is emptied
 - new value is stored
- refresh
 - capacitor charge is leaking → loss of value
 - from time to time → word is read and rewritten
 - operations suspended during this time






Memory performances

- t_{access} time between start operation and end operation
- t_{cycle} time between 2 operations
- SRAM, PROM, flash

$$t_{access} = t_{cycle}$$

DRAM

- $t_{cycle} = t_{access} + t_{rewrite}$
- tnormal_{access} = t_{access} most of the time
- $t_{\text{refresh}} = t_{\text{access}} + t_{\text{refresh}} \text{during a refresh cycle}$
- t_{refresh} depends on the refresh policy of the memory (one line, whole memory, several lines, etc)




Overview

- Introduction
 - Making basic circuits
 - Making the memory
 - Making the processor
 - Conclusion





Implementing the Von Neuman machine




instruction

- operation (add, subtract, etc)
- first operand address
- second operand address
- result address








Issues with Von Neuman machine

- memory is limited by operand address encoding
 - 12 bits → 4,096 addressable word
 - bigger memory → bigger instruction word
- machine is slow
 - bottleneck = access to memory
 - 4 accesses / instruction: instruction word + operand 1 + operand 2 + result
 - several cycles required
 - setting the address (+ data)
 - reading data + waiting acknowledge






Programming this machine (ARM example)

compute (R0 + R1 + R2 + R3)/4

- ARM case
 - 1 instruction = 32-bit = 4 bytes
 - PC incremented of 4
- sequential behaviour
 - read instruction at PC
 - $PC \leftarrow PC + 4$
 - perform it in the execution unit
- program =
 - sequence of instructions
 - at address a in memory
 - execution = PC ← a





Storing variables/array in memory

memory

select place to store the data

```
int t[4];
int s = t[0] + t[1] + t[2] + t[3];
```

- build the address in GPR
- perform the memory access
- use the read data


MOV R0, #0	@ R0 ← 0 (= s)
MOV R1, #0x2000	@ $R1 \leftarrow 0x2000 (@t[0])$
LDR R2, [R1]	
ADD R0, R0, R2	@ R0 ← R0 + t[0]
ADD R1, R1, #4	$@R1 \leftarrow R1 + 4 (@t[1])$
LDR R2, [R1]	
ADD R0, R0, R2	@ $R0 \leftarrow R0 + t[0]$
ADD R1, R1, #4	$@ R1 \leftarrow R1 + 4 (@t[2])$

0x2000	t[0]
0x2004	t[1]
0x2008	t[2]
0x200C	t[3]



Managing the control


- PC = address of instruction to execute
 - PC ← PC + 4 = sequential execution
 - PC ← a = select a different sequence to execute
- implementing a subprogrram





Conditional execution

- while / if requires condition
- CMP R_i, R_j
 - compare Ri and Rj
 - store result in status register SR
- conditional branch
 - condition true → perform the branch
 - condition false → go on in sequence







Loop implementation

- looping =
 - restarting the same sequenceof code = branch back
 - stopping = branching out when the condition is true


```
int t[256];
s = 0;
for(i = 0; i < 256; i++)
s = s + t[i];
```





Overview

- Introduction
 - Making basic circuits
 - Making the memory
 - Making the processor
 - Conclusion



Conclusion

- how to build a microprocessor
 - transistor → Boolean algebra → logic gates → binary function
 - binary function → basic operations (addition, etc)
 - logic gates → flip-flop → register → register bank → memories
 - control unit, Arithmetic & Logic Unit → microprocessor
- now
 - how to drive input / output (outside world)
 - how to improve the performances of the microprocessor
 - computation acceleration
 - memory footprint reduction