四川大学期末考试试题(闭卷)

(2014~2015 学年第1学期)

课程号	: <u>311</u> 0	077030 课和	· 呈名称: 计算	算机组成和体系统	结构(A卷)	任课教师:		
适用专	业年级:	软件工程 2	2013 级	学号	·:	姓名:		
场规则》。	考试须知 四川大学学生参加由学校组织或由学校承办的各级各类考试,必须严格执行《四川大学考试工作管理办法》和《四川大学考场规则》。有考试违纪作弊行为的,一律按照《四川大学学生考试违纪作弊处罚条例》进行处理。 四川大学各级各类考试的监考人员,必须严格执行《四川大学考试工作管理办法》、《四川大学考场规则》和《四川大学监考人员职责》。有违反学校有关规定的,严格按照《四川大学教学事故认定及处理办法》进行处理。							
题	号	一(21%)	二(20%)	三(10%)	四(34%)	五(15%)	卷面成绩	
得	分							
阅卷印	寸间							
评阅	2. 诮 3. ¾ >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	制答案全部域 会试结束,请将 会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会	写在本试题纸 就 题纸、添卷。 ~~~~~~ 名词解释题 解释每小题的 角或不全面,见	上; 纸和草稿纸一并交 >>>>>>>>>> (本大题共7/1 f给名词的含义, 们酌情扣分。	会监考老师。かかかかかかかい、题,每小题若解释正确则:	3分,共21分	ઌ૽ઌ૽ઌ૽ઌ૽ઌ૽ઌ૽ઌ૽	
		Principle of E	Equivalence o	f Hardware and	Software			
3. Wha	nt is a sta	ack?						
4. Wha	at is the	difference be	tween a byte a	and a word?				

课程名称: 计算机组成和体系结构	任 運 粉 师 ·	何宏 郭丘 王法绛	告学车 能住 能住 杏桉	学是·	姓名:
体作 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	工 木名 リー	刊牛 孙共 工冶挥	泉子ホ 熊巾 熊巾 子阵	子 与 •	姓石:

5	Describe h	ow an	interment	works	and name	four	different typ	100
J.	Describe i	iow aii	шспирі	MOLES	and name	IOUI	աուշւշու ւչլ	JCS

6.	Explain	the concer	nt of a mer	nory hierarc	hν
v.		uic conce	ot or a mor	noi y inciaic	11)

7. Explain the concept of pipelining.

ì	平阅教师						
	1kilobytes (KB) are in 1 gigabyte (GB)						
2.	2. List the three fields in a direct mapped cache address,						
3.	3. Given a memory of 2048 bytes consisting of several 32 Byte × 8 RAM chips, and assuming						
	byte-addressable memory, the correct way is usingbits for chip select andbits for						
	address on chip.						
4.	. Cache is accessed by its, whereas main memory is accessed by its						
5.	When a 32bit hex value 12345678 stored in a big endian byte-addressable machine from address 0, the						
	value from byte address 0 to 7 will be, when stored in a little endian machine, the value will						
	be						

评阅教师	得分	三、判断题(本大题共5小题,每小题2分,
		提示:正确打√,错误打≭,将其结果填写在下表中。

1	2	3	4	5

- A branch instruction changes the flow of information by changing the PC. 1.
- 2. The MAR, MBR, PC, and IR registers in MARIE can be used to hold arbitrary data values
- Registers are storage locations within the CPU itself. 3.
- MARIE has a common bus scheme, which means a number of entities share the bus.. 4.
- A fixed length instruction must have a fixed length opcode.

本题共6页,本页为第2页

2分,共10分)

评阅教师	得分	四、	问答题	(本大题共6小题,	共34分)。

1. Explain what the CPU should do when an interrupt occurs. Include in your answer the method the CPU uses to detect an interrupt, how it is handled, and what happens when the interrupt has been serviced. (5分)

2. Explain the steps in the fetch-decode-execute cycle. Your explanation should include what is happening in the various registers(5分)

3. What kinds of problems do you think endian-ness can cause if you wished to transfer data from a big endian machine to a little endian machine? Explain(5分)

注: 试题字迹务必清晰,书写工整。 本题共6页,本页为第3页 教务处试题编号: 311-12

4. Explain the functions of the following codes . (5分)

Load One

Store X

Loop, Load X

Subt Ten

SkipCond 000

Jump Endloop

Load Sum

Add X

Store Sum

Load X

Add One

Store X

Jump Loop

Endloop, Load Sum

Output

Halt

Sum, Dec 0

X, Dec 0

One, Dec 1

Ten, Dec 10

END

- 5. Convert the following expressions from reverse Polish notation to infix notation. (6分)
- a) W X Y Z +*
- b) U V W X Y Z + * + * +
- c) X Y Z + V W * Z + +

注: 试题字迹务必清晰,书写工整。

本题共6页,本页为第4页

教务处试题编号: 311-12

6. Suppose we have the instruction Load 1000. Given that memory and register R1 contain the values below: (8分)

Memory

1000	1400
1100	400
•••	
1200	1000
•••	1100
1300	1100
1300	1300

R1 200

Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator and fill in the table below:

Mode	Value Loaded into AC
Immediate	
Direct	
Indirect	
Indexed	

评阅教师 得分

五、计算题(本大题共2小题,共15分)。

- 1. (共7分) Suppose that a 1M * 16 main memory is built using 128KB *
 - 8 RAM chips and memory is word-addressable.
- a) How many RAM chips are necessary?
- b) How many RAM chips are there per memory word?
- c) How many address bits are needed for each RAM chip?
- d) How many banks will this memory have?
- e) How many address bits are needed for all of memory?
- f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?
- g) Repeat Exercise f for low-order interleaving.

注: 试题字迹务必清晰,书写工整。

本题共6页,本页为第5页

教务处试题编号: 311-12

- 2. (共8分) A 2-way set-associative cache consists of four sets. Main memory contains 2K blocks of eight words each.
- a. Show the main memory address format that allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes.
- b. Compute the hit ratio for a program that loops 3 times from locations 8 to 51 in main memory.

注: 试题字迹务必清晰,书写工整。 本题共 6 页,本页为第 6 页 教务处试题编号: 311-12