## 四川大学期末考试试题 (闭卷)

## (2017~2018 学年第1学期)

A卷

课程号: <b>311077030</b> 课程名称: <b>计算机组成</b>				且成和体系结	构	任设	果教师:		
适	用专业	年级: <b>软件</b>	工程 2016 组	及	学号	:		Z:	
1、 2、	考生承诺 我已认真阅读并知晓《四川大学考场规则》和《四川大学本科学生考试违纪作弊处分规定(修订)》,郑重承诺: 1、已按要求将考试禁止携带的文具用品或与考试有关的物品放置在指定地点; 2、不带手机进入考场; 3、考试期间遵守以上两项规定,若有违规行为,同意按照有关条款接受处理。  ***********************************								
题	号	<b>—(20%)</b>	二(15%)	三(10%)	四(20%)	五(30%)	六(15%)	七(10%)	八(20%)
得	分								
卷	面总分			教师签名		阅卷时间			
•••	注意事项: 1. 请务必将本人所在学院、姓名、学号、任课教师姓名等信息准确填写在试题纸和添卷纸上; 2. 请将答案全部填写在本试题纸上; 3. 考试结束,请将试题纸、添卷纸和草稿纸一并交给监考老师。  ———————————————————————————————————								
	1	2	3	4	5				
	<ol> <li>The Von Neumann architecture includes all of the following except: ( )</li> <li>(A) a stored program.</li> <li>(B) sequential processing of instructions.</li> <li>(C) parallel processing.</li> <li>(D) a CPU, memory and I/O system</li> </ol>								
2.	<ul> <li>2. The levels of integration in circuits discussed in the book include all but which of the following: ( )</li> <li>(A) SSI</li> <li>(B) MSI</li> <li>(C) LSI</li> </ul>								
	(D)	VLSI							
	(E)	all of the	se are lev	els of inte	gration in	circuits			

教务处试题编号: 311-10

理程夕称·	计算机组成和体系结构	<b>任</b> 運数师:	本恕	郭丘 何至	古学左	能住	学무·	/社タ・
床性石仦.	订异饥组队们评杀结例	111床 11/11	字件	孙兴 刊牛	. 及子尓	パル	子写.	姓石:

床	性石砂	订异机组	10人和许多	<b>结构</b> 1±1	来 教则: 学师	件 孙共 19	月年 及子乐	<b>飛門</b> 日	25:	姓名	
3.	. Ident	ify the fo	ollowing	register t	ransfer s	tatemer	nts as not	legal for	the data	path	
Ο.		in MAR	_	)			100 00 1100	8	0220 04000	.Poto	
	(A)	$IR \leftarrow N$	IAR								
	(B)	MBR ←	MBR ← M[MAR]								
	(C)	$AC \leftarrow A$	AC + PC								
	(D)	MAR ←	- PC								
4.	How	many ad	ldress lir	nes (bits i	in the add	dress) ar	nd I/O line	es (bits ir	the acti	ual data)	
		•		,	addressal	•	•	(	)	,	
	(A)	11 add	lress bits	and 16	I/O lines	<mark>}</mark>					
	(B)	14 add	lress bits	and 8 I	/O lines						
	(C)	22 add	lress bits	and 16	I/O lines	3					
	(D)	12 add	lress bits	and 16	I/O lines	3					
5.	Whic	h of the	following	g stateme	ents is co	rrect (	)				
	(A)						memory.				
	(B)						to process				
	(C)						uction to		ted.		
	(D)		•	_			xt instruc			ed.	
				,							
••••	 评阅教师	得分	一、幽	新題(太 <sup>-</sup>	大颗共 15.	小颙、每	小题1分,	共15分	)		
••••					<b>、、、、-</b> 误打 <b>×</b> ,将其			/ /4	,		
	1	2	3	4	5	6	7	8	9	10	
	11	12	13	14	15						
1.	The F	Principle	of Equiv	alence o	f Hardwa	re and S	Software s	savs that	hardwa	re and	
							ntations o				
				1 /							

- will run at the same speeds. (
- 2. A Hertz is one million cycles per second. (
- 3. Amdahl's Law states that the performance enhancement possible with a given improvement is limited by the amount that the improved feature is used. ( )
- 4. A byte is 8 bits, but a word may vary in size (16-bits, 32-bits, etc.) from one architecture to another. (
- 5. If a computer uses hardwired control, the hardwired part determines the instruction set for the machine. This instruction set can never be changed unless

the architecture is redesigned. (X)

- 6. Accumulator architectures use sets of general purpose registers to store operands. ( )
- 7. A fixed length instruction must have a fixed length opcode. ( )
- 8. The best architecture for evaluating postfix notation is the Registers-based architecture.
- 9. The core elements of an ISA include the memory model, registers, data types, instruction formats, addressing, and instruction types. (\( \) / )
- 10. The term endian refers to the byte ordering, or the way a computer stores the bytes of a multiple-byte data element.
- 11.Manufacturers use standards so they can market their products to a wider audience than if they came up with separate and perhaps incompatible specifications.
- 12.As assembler is a program that accepts a symbolic language program and produces the binary machine language equivalent, resulting in a 1-to-1 correspondence between the assembly language source program and the machine language object program.
- 13.Indexed or based addressing techniques add the value in the index or base register to the operand to produce the effective address. (\)
- 14. MARIE has a common bus scheme, which means a number of entities do not share the bus.
- 15.The MAR, MBR, PC and IR registers in MARIE can be used to hold arbitrary data values. ( )

评阅教师 得分	三、名词解释题(本大题共5小题,每小题2分,共10分)。
	提示:解释每小题所给名词的含义,若解释正确则给分,若解释错误则无分,若解释不得
	确或不全面,则酌情扣分。

- 1. What is a bus in a computer, Name three different types of buses.
- 2. Name the three basic components of every computer
- 3. Temporal locality
- 4. What is an address mode? List four types of address mode

课程名称: 计算机组成和体系结构 任课教师: 李辉 郭兵 何军 袁学东 熊伟 学号: 姓名:

5. What, exactly, is effective access time (EAT)?

评阅教师	得分	

四、填空题(本大题共20空,每空1分,共20分)。

- 1. How many milliseconds (ms) are in 1 second , How many kilobytes (KB) are in 1 gigabyte (GB) , How
- 2. In MARIE, there are seven registers, \_\_\_\_holds next instruction to be executed, MAK holds address of next instruction to be executed, \_\_\_\_holds memory address of data being referenced, \_\_\_holds data written from the keyboard.
- 3. Virtual memory can be implemented with different techniques, including:



- 4. Name three different types of buses \_\_\_\_\_, \_\_\_\_, \_\_\_\_
- 5. How many bits are required to address a 2M × 32 main memory if
  - a) Main memory is byte-addressable?
  - b) Main memory is word-addressable? (each word is 32bits)
- 6. Suppose that a 2M x 16 main memory is built using 256K × 8 RAM chips and memory is word-addressable. How many RAM chips are necessary?
- 7. What are the three fields in a Direct Mapped Cache address:

8. Given a memo	ry of 2048 bytes consisting of several 32 Byte×8 RA	AM chips, and
assuming byte	-addressable memory, the correct way is using	bits for chip
select and	bits for address on chip.	

评阅教师	得分

五、简答题(本大题共6小题,每小题5分,共30分)。

 Convert the following expressions from infix to reverse Polish (postfix) notation.

教务处试题编号: 311-10

- 2. In a computer instruction format, the instruction length is 11 bits and the size of an address field is 4 bits. Is it possible to have:
  - 5 2-address instructions
  - 45 1-address instructions
  - 32 0-address instructions using the format? Justify your answer.

- 3. Suppose a computer using set associative cache has 216 words of main memory, a cache of 32 blocks and each cache block contains 8 words.
  - a. If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag, set, and word fields?
  - b. b. If this cache is 4-way set associative, what is the format of a memory address as seen by the cache?
- 4. Suppose we have the instruction Load 500. Given that memory and register R1 contain the values below, Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator and fill in the table below

100	600
400	300
500	100
600	500
700	800

R1	
200	

Mode	Value Loaded into AC
Immediate	
Direct	
Indirect	
Indexed	

- 5. Suppose a disk drive has the following characteristics:
  - 4 surfaces
  - 1,024 tracks per surface
  - 128 sectors per track
  - 512 bytes/sector
  - Tract-to-track seek time of 5 milliseconds
  - Rotational speed of 5,000 RPM.
  - a. What is the capacity of the drive?
  - b. What is the access time
- 6. A nonpipelined system takes 400ns to process a task. The same task can be processed in a 8-segment pipeline with a clock cycle of 50ns. Determine the speedup ratio of the pipeline for 200 tasks. What is the maximum speedup that could be achieved with the pipeline unit over the nonpipelined unit?

评阅教师	得分	

六、计算题(本大题共2小题,共15分)。

1. (共 8 分)Suppose a computer using direct mapped cache has 2<sup>15</sup> words of main memory, and a cache of 8 blocks, where each cache block contains 8 words. If a block is missing from cache, the entire block is brought into the cache and the access is

restarted. Initially, the cache is empty.

- a) How many blocks of main memory are there?
- b) What is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, block, and word fields?
- c) To which cache block will the memory reference 0x0B63 map?
- d) Compute the hit ratio for a program that loops 4 times from locations 0 to 67<sub>10</sub> in memory.
- 2.  $(\ddagger 7 \ \%)$ Suppose that a 2M  $\times$  32 main memory is built using 256KB  $\times$  8 RAM chips and memory is word-addressable. Answer the following questions and write down the reason.
  - a) How many RAM chips are necessary?
  - b) How many RAM chips are there per memory word?
  - c) How many address bits are needed for each RAM chip?
  - d) How many banks will this memory have?
  - e) How many address bits are needed for all of memory?
  - f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?
  - g) If low-order interleaving is used, where would address 14 be located?

注: 试题字迹务必清晰, 书写工整。 第6页 教务处试题编号: 311-10