## 四川大学期末试题 (闭卷)

(2014~2015 学年第1学期)

课程号:	3110770	<b>30</b> 课程名	3称: <b>计算</b>	拿机组成和体	<b>紧结构</b> (	(B卷)	任课教!	师:	
适用专业	年级: <b>软</b> (	件工程 <b>20</b>	13级	<u></u>	学号:		姓名:		
场规则》。 四川ナ	有考试违纪作 、学各级各类*	弊行为的,一 考试的监考人	一律按照《四/ 员,必须严格	考试》 各级各类考试, 川大学学生考试 执行《四川大学 11川大学教学事	<b>页知</b> 必须严格执 违纪作弊处	4行《四川大学 罚条例》进行 严理办法》、《P	学考试工作管: F处理。 3川大学考场;		
题号	— <b>(10</b>	%)	二(14%)	三(24%)	四	(30%)	五(22%)	卷	面成绩
得 分	•								
阅卷时间									
	2. 请将答案全部填写在本试题纸上; 3. 考试结束,请将试题纸、添卷纸和草稿纸一并交给监考老师。								
1	2	3	4	5	6	7	8	9	10
2、Abr 3、One 4、Manuthey	) anch instru million by ufacturers came up	uction cha rtes can b use stand with sepa	anges the e represe dards so th arate – and	ets of gener flow of info nted as 100 ney can mad d perhaps in	rmation   00K byte arket thei ncompat	by changi es. ( r products ible – spe	ing the PC  is to a wide ecifications	er audienc	
			•	ormance e		•		_	
6. MAI	RIE has a	common	bus scher	me, which r	means a	number o	of entities	share the	bus.
bina	ry machin	e languaç	ge equival	ccepts a sy ent, resultir am and the	ng in a 1-	to-1 corre	esponden	ce betwee	

**注:** 试题字迹务必清晰,书写工整。 本题共 6 页,本页为第 1 页 教务处试题编号: 311-12

	The core elements of an ISA include the memory model, registers, data types, instruction ormats, addressing, and instruction types. ( )
9、 <i>A</i>	A fixed length instruction must have a fixed length opcode. ( )
	DRAM is often used for cache. ( )
	阅教师 得分 二、名词解释题(本大题共7小题,每小题2分,共14分)。 提示:解释每小题所给名词的含义,若解释正确则给分,若解释错误则无分,若解释 不准确或不全面,则酌情扣分。
1. 1	Name the three basic components of every computer.
2. \	What is the difference between synchronous buses and nonsynchronous buses ?
3. E	Explain how programmed I/O is different from interrupt-driven I/O.
4. ł	How does direct memory access (DMA) work?
5. E	Explain the concept of pipelining.
6. \	What is an address mode? List five types of address mode.
7. [	Discuss the advantages and disadvantages of dynamic linking

课程名称: 计算机组成和体系结构 任课教师: 何军 郭兵 王运锋 袁学东 熊伟 熊伟 李辉 学号:

姓名:

课程名称:计算机组成和体系结构 任课教师:	何军 郭兵	王运锋:	<b>袁学东 熊伟</b>	熊伟 李辉	字号:	姓名
-----------------------	-------	------	---------------	-------	-----	----

ĭ	<sub>阀教师</sub>   <sub>得分</sub> 三、填空题(本大题共 24 空,每空 1 分,共 24 分)。
	In MARIE , there are seven registers, holds next instruction to be executed,
	holds address of next instruction to be executed,holds memory address of
	data being referenced, holds data written from the keyboard.
2.	Flynn's taxonomy considers two factors. They areand
3.	Give three different types of buses,
4.	Virtual memory can be implemented with different techniques, including:,,
5.	How many address lines (bits in the address) and I/O lines (bits in the actual data) are
	needed for each of the following word-addressable memories?
	a. 2K ×16: address bits and I/O lines
	b. 16K × 8: address bits and I/O lines
	c. 4M x 12: address bits andI/O lines
6.	What are the three fields in a set associative cache address:
7.	Given a memory of 2048 bytes consisting of several 32 Byte x 8 RAM chips, and assuming byte-addressable memory, the correct way is usingbits for chip select andbits for address on chip.
	andbits for address of chip.
8.	the hardware designer must make some decisions on how the CPU should store data.
	This is the most basic means to differentiate ISAs. There are three choices:,
	,·
ì	<sup>阀教师</sup> 得分 四、问答题(本大题共 3 小题,每小题 10 分,共 30 分)。

注: 试题字迹务必清晰,书写工整。 本题共6页,本页为第3页

1. Suppose we have the instruction Load 500. Given that memory and register R1 contain

姓名: 课程名称: 计算机组成和体系结构 任课教师: 何军 郭兵 王运锋 袁学东 熊伟 熊伟 李辉

the values below:

	Memory	R1	
100	·		100
400	600		
 500	300		
600	100		
700	500		
	800		

Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator and fill in the table below:

Mode	Value Loaded into AC
Immediate	
Direct	
Indirect	
Indexed	

- 2. A 2-way set-associative cache consists of four sets. Main memory contains 2K blocks of eight words each.
  - a. Show the main memory address format that allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes.
  - b. Compute the hit ratio for a program that loops 2 times from locations 8<sub>10</sub> to 51<sub>10</sub> in main memory. You may leave the hit ratio in terms of a fraction. one-address instructions that can be added to the instruction set? How to organize?

本题共6页,本页为第4页

教务处试题编号: 311-12

3. Convert the following expressions from reverse Polish notation to infix notation.

c. 
$$XYZ + VW - *Z + +$$

评阅教师	得分

五、计算题(本大题共2小题,每小题11分,共22分)。

- 1. (共7分) Suppose that a 2M x 32 main memory is built using 256KB x 8 RAM chips and memory is word-addressable. Answer the following questions and write down the reason.
- a) How many RAM chips are necessary?
- b) How many RAM chips are there per memory word?
- c) How many address bits are needed for each RAM chip?
- d) How many banks will this memory have?
- e) How many address bits are needed for all of memory?
- f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?
- g) If low-order interleaving is used, where would address 14 be located?


**注**:试题字迹务必清晰,书写工整。

教务处试题编号: 311-12

2. You have a virtual memory system with a two-entry TLB, a 2-way set associative cache and a page table for a process P. Assume cache blocks of 8 words and page size of 16 words. In the system below, main memory is divided up into blocks, where each block is represented by a letter. Two blocks equals one frame.

Given the system state as depicted above, answer the following questions:

- a. How many bits are in a virtual address for process P? Explain.
- b. How many bits are in a physical address? Explain.
- c. Show the address format for virtual address 18<sub>10</sub> (specify field name and size) that would be used by the system to translate to a physical address and then translate this virtual address into the corresponding physical address. (Hint: convert 18 to its binary equivalent and divide it into the appropriate fields.) Explain how these fields are used to translate to the corresponding physical address.
- d. Given virtual address 6<sub>10</sub> converts to physical address 54<sub>10</sub>. Show the format for a physicaladdress (specify the field names and sizes) that is used to determine the cache location for this address. Explain how to use this format to determine where physical address 54 would be located in cache. (Hint: convert 54 to binary and divide it into the appropriate fields.)
- e. Given virtual address 25<sub>10</sub> is located on virtual page 1, offset 9. Indicate exactly how this address would be translated to its corresponding physical address and how the data would be accessed. Include in your explanation how the TLB, Page Table, Cache and Memory are used.



注: 试题字迹务必清晰,书写工整。 本题共6页,本页为第6页

教务处试题编号: 311-12