Skip to content

feat(0.1.0): row-primitive kernels with SIMD dispatch + Sink API (yuv420p, rgb→hsv, bgr↔rgb) #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
uqio merged 23 commits into from
Apr 18, 2026

finish scalar impl for yuv420p

8ac4b59
Select commit
Loading
Failed to load commit list.
Merged

feat(0.1.0): row-primitive kernels with SIMD dispatch + Sink API (yuv420p, rgb→hsv, bgr↔rgb) #1

finish scalar impl for yuv420p
8ac4b59
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar