Skip to content

Conversation

@e-puerto
Copy link
Contributor

  • add support for RV32E core for GCC compiler
  • add support for FPU (simple and double precision) for GCC compiler

Description

Change vPortSetupTimerInterrupt in order to support 64bits RISC-V and modify mtime writing on 32bits RISC-V
Change portASM.s in order to support RV32E (16 registers instead of 32 registers on RV32I)
Change portASM.s in order to save/restore FPU registers on simple/double precision

Test Steps

tested on ARTY board with SIFIVE standard core E31, U54, S54 plus custom core with FPU (simple/double precision)
use "example-freertos-blinky" from freedom-e-sdk from SIFIVE (This change have not been yet committed into our public release, do not hesitate to communicate with me if you want to test it).

Related Issue

NONE

By submitting this pull request, I confirm that you can use, modify, copy, and redistribute this contribution, under the terms of your choice.

Signed-off-by: Emmanuel Puerto <emmanuel.puerto@sifive.com>
Signed-off-by: Emmanuel Puerto <emmanuel.puerto@sifive.com>
@e-puerto e-puerto marked this pull request as draft August 26, 2020 09:17
@e-puerto e-puerto changed the title Sifive dev RISC-V: Add RV32E / FPU support for GCC Aug 26, 2020
@e-puerto e-puerto marked this pull request as ready for review August 26, 2020 09:22
@n9wxu n9wxu merged commit 0037a6c into FreeRTOS:master Sep 9, 2020
n9wxu added a commit that referenced this pull request Sep 10, 2020
cobusve pushed a commit that referenced this pull request Sep 10, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants