

I0: v0 = vload &a
I1: v1 = v2 × v3.k
I2: v2 = v1 + v0.k


Xdata Buffer: **idx 0**


Rename Table


Reg	Name	Insn Idx	F	K
v0	v0 ▶ ... ▶ F0	0	1	1
v1	v1 ▶ F1	1	1	-
v2	v2	2	-	-
v3	-	-	-	1


Insn Buffer



Opcode	VD	FD	VS1	FS1	VS2	FS2	Xdata idx
load	-	F0	-	-	-	-	0
mul	v1	F1	v2	-	v3	-	-
add	v2	-	-	F1	-	F0	-


























Test-chip

Individual design