




Framework





Compilation





Framework














- Memory control logic
- Scalar core
- NoC incl. routers
- Scratchpad units
- Memory units
- Basic-ALU units
- Multiplier units




Functional unit


SNAFUGen








SNAFUGen

































Compilation Pipeline

1. Extract DFGs


```
10011001010
10011001010
10011001010
10111010100
10101001010
10000111101
01010101010
```

Extract




Status:
Can extract from C-like code

2. Synthesize fabric



Synthesize



SAT

~A, B, C, ~D
Variable assignments

Convert

links

0	0	0	0	1	0	0	1
1	0	0	1	0	0	0	1
2	0	1	0	0	0	0	0
3	0	0	0	1	0	0	1

Topology adjacency matrix

Status:
Redid SAT transform, bugs remain in formulation



3. Generate RTL

links

0	0	0	0	1	0	0	1
1	0	0	1	0	0	0	1
2	0	1	0	0	0	0	0
3	0	0	0	1	0	0	1

Topology adjacency matrix

Genus




Status:
Genus accepts and synthesizes basic CGRA


4. Schedule

```
10011001010
10111010100
10101001010
10000111101
01010101010
```

Extract



ILP



Status:
Work in progress

000010001000100011100110000110101010

Bitstream

SNAFU overview

