


Complete system stack Int w = 0; For (...) W += A[j]; Z[0] = W; Arbitrary Code Compiler Generated CGRA hardware Tag-less dataflow + Nested loops + Load-store ordering Control flow In the NoC Control-flow ops: A M M Reuses existing hardware








```
void example(
   int *A, int n, int m
) {
   A[m] = 1;
   for (int i = 0; i < n; i++) {
      int foo = A[i];
      if (foo > 42) {
        A[i] = 0;
      }
      A[i] += foo + i;
   }
}
```


Source Code


































```
void example1(
   int *A, int *B, int *Z,
   int m, int n
) {
   for(int i = 0; i < m; i++) {
      int w = 0;
      for(int j = 0; j < n; j++) {
        w += A[j] * B[j];
      }
      Z[i] = w;
   }
}</pre>
```













	Riptide's Compiler	
ı		ר RipTide's
	* *\	ULP CGRA
<pre>int w = 0;</pre>		<> (St)
for()		
w += A[j];		-
Z[0] = w; Arbitrary Code	A C 1 (rq)	(Ld) (+)
Albitrary Code	* (St)	
	Dataflow graph w/ RipTide's CF paradigm	Control flow in the NoC
	Mp nac 3 cr paradigin	

```
void example2(
   int *A, int n, int m
) {
   A[m] = 1;
   for (int i = 0; i < n; i++) {
      int foo = A[i];
      if (foo > 42) {
        A[i] = 0;
      }
      A[i] += foo + i;
   }
}
```

Source Code





RipTide Code (Native C)

#define u16 uint16_t
#define u32 uint32 t

#define res restrict // RipTide annotation

```
void simple bfs(
                                         u16 * res rows, u16 * res cols, // Graph in CSR
                                         u16 * res queue, u16 * res visited, // Helpers
                                         u16 * res walk // Output
Loop annotations (in other works)
                                         while (!stack_empty()) {
                                           // Record next vertex in @walk
// REVEL-like pragmas
                                           u16 next = pop();
#pragma config
                                           add_to_walk(next);
#pragma stream
#pragma dataflow in(...)
                                           // Add neighbors to @queue
for (...)
                                           for (u32 i = rows[next];
                                                i < rows[next + 1]; i++) {
// Annotations for 4D-CGRA, etc.
                                             u32 dst = cols[i];
#pragma accelerate
                                             if (!visited[dst]) {
for (...)
                                               push(dst);
                                               visited[dst] = 1;
```

SNAFU assembly excerpt

```
// Config to offload loop
u16 tmp;
u32 start = rows[next];
u32 stop = rows[next + 1];
if ((stop - start) <= 0) continue;
vcfg(((stop - start), _kernel);
vtfr(cols + start, BFS_SNAFU_VTFR0);
vtfr(visited, BFS_SNAFU_VTFR1);
...
vfence();

// SNAFU assembly for loop
vlh(v1, cols);
vlxh(v2, visited, v1);
vseqi(v0, v2, 0);
vsxh(visited, v0.m, v1);
vpresum(v4, v0);
...</pre>
```

```
1 void foo (...) {
1 void foo (...) { a. 2 ...
                     3 #pragma target
                                                 vcfg(...);
3 #pragma target
                    4 for (i = 0..n)
                                                 ... // Config
   for (i = 0..n)
                         for (j = 0..n)
                                                 vlh(v1, b);
     \dots = a[i] \dots
                         \dots = a[i][j] \dots
                                                vlxh(v2, a, v1);
                                                 veq(v0, v2, 1);
                      8 }
                                                 ... // Ops for push(i)
```

```
void foo (...) {
    #pragma target
    for (i = 0..n)
        ... = a[i]
}
```

```
void foo (...) {
    ...
    #pragma target


for (i = 0..n)
    for (j = 0..n)
    ... = a[i][j]
}
```

```
void foo (...) {
    #pragma config ...
    for (i = 0..n) ...
        #pragma stream
        #pragma dataflow
    for (j = i..n)
        ... = a[i][j]
}
```

```
#riptide void foo
  (int * restrict a, b) {
    while (!q.empty()) {
        n = q.pop()
        for (i in 0..n)
            if (b[a[i]]) ...
        }
}
```

```
void foo (...) {
  for (i = 0..n) ...
    vlh v1, a + i
    vlh v2, b
    vadd v3, v1, v2
    vsh b + i, v3
}
```

Complete system stack int w = 0; for (...) w += A[j]; Z[0] = w; Arbitrary Code Compiler Generated CGRA hardware Tag-less dataflow + Nested, irregular loops + Memory ordering + Steering control-flow Control flow In the NoC Control-flow ops: Control-flow







```
void foo (...) {
    ...
    for (i = 0..n) {
        while (a[i] != 0)
        a[i] = ...
    }
}
```