S0 : idle S1 : cload S2 : valid_in S3 : !empty S4 : empty

S5 : valid_out default : S0




i_wren
!o_full
en
r_wrptr
clog(depth-1)
D
r_wrptr
i_wrstn
din
16 bit
i_wren
i_waddr
clog(depth)
i_wdata
width-1
dual_ram
i_wrclk
r_rdptr
r_rdptr
i_rdclk
i_rdrstn
r_rden
i_waddr
r_rdata
1 depth
i_rdclk
dual_ram
r/o_rdata
valid_in
empty
valid_out
FSM
D Q
Comb
enable
signals
o_empty
o_full
for instance
r_rdptr_gray == r_wrptr_gray_d1
cin
cload
D
Q
A
WEN
CEN
RF1SHD
16bit 64 depth
wrclk
rsn
IMEM
16bit 64 depth
clk
en
rsn
D
Q
Sum
38 bits 1 depth
clk
din
cin
16 bit
32
Multiplier
adder
dout
valid_out
clk
valid_out
clk1
clk
din
valid_in
cin
cload
caddr
dout
valid_out

ALU


en
rstn
din
Cin
16
16
32
multiplier
adder
dout
D
Q
Sum
38 bits 1 depth
cnt
valid-out
en
clk
clk

IMEM


rstn
en_shift
xshift[0]
xshift[1]
xshift[63]
en
Data
cnt
Q
en
en_shift
cnt
IMEM
16bit 64 depth
clk

SRAM



D for data input

A for address

CEN	WEN	
0	0	write
0	1	read
1	~	

FIFO