

- Meanosy ou same drip. Standard DDR4 (Double Data Rate) DRAM used.

2.66 GHZ, 16 GB, 100 ns

- Storage ou same dip.

SSD (NVMe PCle) can be used for fast access and Smaller size (physical size). 256 C1B space.

As processos ic pipelined and out of sedes execution is need, this design will give higher throughput. c) Superscalar processor ic 5-stage pipolined and hence it waits for 110.

My design has I/o included as a stage in pipelin

So, my design has a higher cost as more hardware, but execution speed is higher than superscalar. But throughput is lessee than supersides due to

extra stage in pipeline.

d) Fee 100 instructions,

Penformance Rabio = 100+6-1 (my Design) = 105 = 1.009

As Ilo is also in pipeline, it is an ortra stage, but overall performance gets improved as no more extra waiting for 710 like Super Scalar.

e) It can be done by allocating a specific segment of memory only for OS and applications.

A. Menay

1) DDRH-2.66 GHz is used to Store OS and applied.

Programs as it has fast access time, less latence,
and DDR (Double Data Rate).

9) Direct-Mapped Cadu Memory is used.

Improvemente are used like Critical Word First,

Read miss paroaity and meaging write buffers to

reduce The miss penalty.

As direct-mapped, hit time is low. Compiler optimization is used to fuerther reduce miss

rate.

2. Analysis - Assuming 50% Miss Rate and Intel Core i7 Cade Hit times a) As only flack memory, Perbit Cost = \$ 0.0031 /MB = \$ 3.695 × 10 perbit As processos exec time is negligible, Exe time = 10 me b) On chip cache and flash memory

perbit Cost => \$10/MB + \$0.0031/MB = \$ 1.192 × 10 per bit Exe time = 40 ns + 0.5 × 10 ns 5000040 ns = 5.00004 ms c) I on dip cache, I off this cache, flash memory per bit Cost => \$ 19/18x 2 + \$0.0031/MB = \$ 2.384 × 10 per bit (orchir) (operlie) Exe time = 40 ns + 0.5x (160 ns + 0.5x 10 ns) 40 + 80 + 2500000 = 2.50012 ms d) 11 on drip, 12 offdrip, flash nemberg per bit Cost = \$2.384 x 10 per bit Exe time = 2 ns + 0.5 x (5 ns + 0.5 x 10 ns) 2 + 2.5 + 2500000 = 2.5000045 ms LI oudip, L2 oudip, flash memory per bit Cost = \$1.384 x 10 per bit Exe time = 2 ns + 0.5x (3 ns +0.5x (0 ns)

= 2+1.5 + 2500000 = 2.5000035 mg

So, from the analysis we can see that

(e) performs best as having high speed

Li and L2 caches ON CHIP perovides fastest

access times but at more cost.

Better heirardry, we can add any extra L3 off this Cadre to (e)

CPU LI DNCHIP DOSCHIP FLASH
MEMORY
ONCHIP

So, at extra cost, Exe time = 2 + 0.5 (3 + 0.5 (30 + 0.5 × 10⁷))

= 2 + 1.5 + 7.5 + 1250000 NS

= 1.25 0011 mg

So, in real scenarios it will take even less time as miss rates as generally very low and 10.5.

3. a) As same number of gipeline Stages, Type B VLIW has higher Speed than Type A as B has multiple issue and A is only in- order issue.

Type A Limitations,

- i) window size and issue count is limited (upper boun)
- ii) All constraints should be removed
- iv) More Hardware Structural complexity
 - v) Realistic branche and jump prediction.

Type B l'acitations,

- i) VLIW Decode Issue
- ii) Code Size is more due to wasted fields and loop wardling
- ii) Hazards and Stalling of instructions
- iv) Due to varying no. of FV and latercies,
- c) Both Type A and B support Multithornaling. Type A - Simultaneous Multithreading Type B - Block interleaving But it can cause perobleme like Spin Locks and thread Switching Overhead. Also Type B Multithreading implementation is more complex and costly.

d) Type A -

Type B - used in System on Chips as it helps in pushing tol less complex hardware and more complex software.

e) - Type A multiloxe

i) Provides dérect gain in performance (& no. of cores)

ii) More cores means more power consumption

- can be reduced using power gating

iii) Data Coherency Issues


- Suporting Directory protocol can be used to overcome

- Type B Multiloxe

i) Not practical to use multiple cores as already

made Very Long Instructions by grouping of ins.

ii) So, complexity of hardware becomes very high.



Approaches,

Reg File

Arditected Reg File + Rename Reg File.

4.d) Integer Multiplier Units cont be manufactured, but Addres, SDRAM Cells and Lod/Store can be namefactured. So, The company can save money by using the some nonefacturer and,

instead of using Integer Multiplier Units to perform multiplication, it can be done as repeated addition.

12+12+12 i.e. 12 x 3 can be done cant be done using addess

So, the instruction, MUL RI, Rz, Rz com be rensvillen as

LOOP:

and we can achieve some ADD RI, RI, RZ results. SUB R3, R3, #1

So, whenever MUL instruction needs to be done, the (new) tecture will replace that by these 3 instanctions. So, we get required result without in curving huge loss.

5.a) To suppost mult threading changes needed are,

) Add Thread load and stone queves

Jucaease Lz and L3 cache sizes Add separate instruction felde and buffering for thousand

iv) Increase Virtual Registre Count

Li Cadre Associativity increased for instructions and instruction address translation buffer

VI) Increase several issue queue size.

Eg. Physical size of POWER 5 (Given) is 24 1/2 more than POWER 4 due to Simultaneous Hullithreading. D) For out of order processors, with SMT, instruction from

multiple threads are issued in exact same clock cycle this hence used register renaving and Lynamic Scheduling of multi issue architecture in CPU. i. This requires more hardware like extra register files, perogram counters in each thread and temp result registers used before commit are performed. More hardware is required to figure out mapping of threade and instructions.

Thus it increases processor execution speed as utilisation of FUS is maximum.

c) Architectural trende have shifted from improving Singly threaded application to ILP to improve multithready application performence by supporting TLP.

Multipre processoes having many comes in single die becomes ubiquitous. Multitureaded porallel programs has overhead line to communication blue threads. Multitureading featheres are,

i) Resource Sharing

ii) Proximity of Application

iii) Data Sharing blue Caches

among processore comes.