Skip to content

Commit 03e0187

Browse files
authored
Fix miscellaneous typos (dotnet#62062)
* Fix miscellaneous typos * Cleanup trailing whitespaces ```sh # git remote add dotnet https://github.com/dotnet/runtime && git pull --rebase dotnet main if uname 2>/devnull | grep -q Darwin; then space=" " fi git show --name-only --pretty="" HEAD...dotnet/main |\ xargs -I{} sh -c "test -f {} && sed -i$space'' 's/[[:space:]]*$//' {}" ```
1 parent 6f44dbe commit 03e0187

File tree

88 files changed

+356
-356
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

88 files changed

+356
-356
lines changed

.github/ISSUE_TEMPLATE/02_api_proposal.yml

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -33,15 +33,15 @@ body:
3333
public void Fancy(T item);
3434
}
3535
}
36-
```
36+
```
3737
validations:
3838
required: true
3939
- type: textarea
4040
id: api-usage
4141
attributes:
4242
label: API Usage
4343
description: |
44-
Please provide code examples that highlight how the proposed API additions are meant to be consumed. This will help suggest whether the API has the right shape to be functional, performant and useable.
44+
Please provide code examples that highlight how the proposed API additions are meant to be consumed. This will help suggest whether the API has the right shape to be functional, performant and usable.
4545
placeholder: API usage
4646
value: |
4747
```C#
@@ -52,7 +52,7 @@ body:
5252
// Getting the values out
5353
foreach (var v in c)
5454
Console.WriteLine(v);
55-
```
55+
```
5656
validations:
5757
required: true
5858
- type: textarea

docs/design/coreclr/botr/vectors-and-intrinsics.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -16,7 +16,7 @@ Most hardware intrinsics support is tied to the use of various Vector apis. Ther
1616
- The fixed length float vectors. `Vector2`, `Vector3`, and `Vector4`. These vector types represent a struct of floats of various lengths. For type layout, ABI and, interop purposes they are represented in exactly the same way as a structure with an appropriate number of floats in it. Operations on these vector types are supported on all architectures and platforms, although some architectures may optimize various operations.
1717
- The variable length `Vector<T>`. This represents vector data of runtime-determined length. In any given process the length of a `Vector<T>` is the same in all methods, but this length may differ between various machines or environment variable settings read at startup of the process. The `T` type variable may be the following types (`System.Byte`, `System.SByte`, `System.Int16`, `System.UInt16`, `System.Int32`, `System.UInt32`, `System.Int64`, `System.UInt64`, `System.Single`, and `System.Double`), and allows use of integer or double data within a vector. The length and alignment of `Vector<T>` is unknown to the developer at compile time (although discoverable at runtime by using the `Vector<T>.Count` api), and `Vector<T>` may not exist in any interop signature. Operations on these vector types are supported on all architectures and platforms, although some architectures may optimize various operations if the `Vector<T>.IsHardwareAccelerated` api returns true.
1818
- `Vector64<T>`, `Vector128<T>`, and `Vector256<T>` represent fixed-sized vectors that closely resemble the fixed- sized vectors available in C++. These structures can be used in any code that runs, but very few features are supported directly on these types other than creation. They are used primarily in the processor specific hardware intrinsics apis.
19-
- Processor specific hardware intrinsics apis such as `System.Runtime.Intrinsics.X86.Ssse3`. These apis map directly to individual instructions or short instruction sequences that are specific to a particular hardware instruction. These apis are only useable on hardware that supports the particular instruction. See https://github.com/dotnet/designs/blob/master/accepted/2018/platform-intrinsics.md for the design of these.
19+
- Processor specific hardware intrinsics apis such as `System.Runtime.Intrinsics.X86.Ssse3`. These apis map directly to individual instructions or short instruction sequences that are specific to a particular hardware instruction. These apis are only usable on hardware that supports the particular instruction. See https://github.com/dotnet/designs/blob/master/accepted/2018/platform-intrinsics.md for the design of these.
2020

2121
# How to use intrinsics apis
2222

@@ -185,7 +185,7 @@ Since System.Private.CoreLib.dll is known to be code reviewed with the code revi
185185

186186
The JIT receives flags which instruct it on what instruction sets are valid to use, and has access to a new jit interface api `notifyInstructionSetUsage(isa, bool supportBehaviorRequired)`.
187187

188-
The notifyInstructionSetUsage api is used to notify the AOT compiler infrastructure that the code may only execute if the runtime environment of the code is exactly the same as the boolean parameter indicates it should be. For instance, if `notifyInstructionSetUsage(Avx, false)` is used, then the code generated must not be used if the `Avx` instruction set is useable. Similarly `notifyInstructionSetUsage(Avx, true)` will indicate that the code may only be used if the `Avx` instruction set is available.
188+
The notifyInstructionSetUsage api is used to notify the AOT compiler infrastructure that the code may only execute if the runtime environment of the code is exactly the same as the boolean parameter indicates it should be. For instance, if `notifyInstructionSetUsage(Avx, false)` is used, then the code generated must not be used if the `Avx` instruction set is usable. Similarly `notifyInstructionSetUsage(Avx, true)` will indicate that the code may only be used if the `Avx` instruction set is available.
189189

190190
While the above api exists, it is not expected that general purpose code within the JIT will use it. In general jitted code is expected to use a number of different apis to understand the available hardware instruction support available.
191191

docs/design/features/arm64-intrinsics.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -173,7 +173,7 @@ It is also worth noting `System.Runtime.Intrinsics.X86` naming conventions will
173173
operations which take vector argument(s), but contain an implicit cast(s) to the base type and therefore operate only
174174
on the first item of the argument vector(s).
175175

176-
### Intinsic Method Argument and Return Types
176+
### Intrinsic Method Argument and Return Types
177177

178178
Intrinsic methods will typically use a standard set of argument and return types:
179179

docs/design/libraries/DllImportGenerator/StructMarshalling.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -117,7 +117,7 @@ There are 2 usage mechanisms of these attributes.
117117

118118
#### Usage 1, Source-generated interop
119119

120-
The user can apply the `GeneratedMarshallingAttribute` to their structure `S`. The source generator will determine if the type is blittable. If it is blittable, the source generator will generate a partial definition and apply the `BlittableTypeAttribute` to the struct type `S`. Otherwise, it will generate a blittable representation of the struct with the aformentioned requried shape and apply the `NativeMarshallingAttribute` and point it to the blittable representation. The blittable representation can either be generated as a separate top-level type or as a nested type on `S`.
120+
The user can apply the `GeneratedMarshallingAttribute` to their structure `S`. The source generator will determine if the type is blittable. If it is blittable, the source generator will generate a partial definition and apply the `BlittableTypeAttribute` to the struct type `S`. Otherwise, it will generate a blittable representation of the struct with the aformentioned required shape and apply the `NativeMarshallingAttribute` and point it to the blittable representation. The blittable representation can either be generated as a separate top-level type or as a nested type on `S`.
121121

122122
#### Usage 2, Manual interop
123123

src/coreclr/System.Private.CoreLib/src/System/Attribute.CoreCLR.cs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -34,7 +34,7 @@ private static Attribute[] InternalGetCustomAttributes(PropertyInfo element, Typ
3434
// create the hashtable that keeps track of inherited types
3535
Dictionary<Type, AttributeUsageAttribute> types = new Dictionary<Type, AttributeUsageAttribute>(11);
3636

37-
// create an array list to collect all the requested attibutes
37+
// create an array list to collect all the requested attributes
3838
List<Attribute> attributeList = new List<Attribute>();
3939
CopyToAttributeList(attributeList, attributes, types);
4040
do
@@ -137,7 +137,7 @@ private static Attribute[] InternalGetCustomAttributes(EventInfo element, Type t
137137
}
138138

139139
// create the hashtable that keeps track of inherited types
140-
// create an array list to collect all the requested attibutes
140+
// create an array list to collect all the requested attributes
141141
Dictionary<Type, AttributeUsageAttribute> types = new Dictionary<Type, AttributeUsageAttribute>(11);
142142
List<Attribute> attributeList = new List<Attribute>();
143143
CopyToAttributeList(attributeList, attributes, types);

src/coreclr/ToolBox/superpmi/superpmi-shared/methodcontextreader.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -40,7 +40,7 @@ struct MethodContextBuffer
4040
}
4141
};
4242

43-
// The pack(4) directive is so that each entry is 12 bytes, intead of 16
43+
// The pack(4) directive is so that each entry is 12 bytes, instead of 16
4444
#pragma pack(push)
4545
#pragma pack(4)
4646
class MethodContextReader

src/coreclr/debug/daccess/daccess.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8037,7 +8037,7 @@ bool DacHandleWalker::FetchMoreHandles(HANDLESCANPROC callback)
80378037
if (hTable)
80388038
{
80398039
// Yikes! The handle table callbacks don't produce the handle type or
8040-
// the AppDomain that we need, and it's too difficult to propogate out
8040+
// the AppDomain that we need, and it's too difficult to propagate out
80418041
// these things (especially the type) without worrying about performance
80428042
// implications for the GC. Instead we'll have the callback walk each
80438043
// type individually. There are only a few handle types, and the handle

src/coreclr/debug/daccess/task.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2416,7 +2416,7 @@ ClrDataModule::GetFileName(
24162416

24172417
// Try to get the assembly name through GetPath.
24182418
// If the returned name is empty, then try to get the guessed module assembly name.
2419-
// The guessed assembly name is propogated from metadata's module name.
2419+
// The guessed assembly name is propagated from metadata's module name.
24202420
//
24212421
if ((m_module->GetPEAssembly()->GetPath().DacGetUnicode(bufLen, name, &_nameLen) && name[0])||
24222422
(m_module->GetPEAssembly()->GetModuleFileNameHint().DacGetUnicode(bufLen, name, &_nameLen) && name[0]))

src/coreclr/debug/di/dbgtransportpipeline.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -231,7 +231,7 @@ HRESULT DbgTransportPipeline::CreateProcessUnderDebugger(
231231
&m_hProcess);
232232
if (SUCCEEDED(hr))
233233
{
234-
// Wait for the connection to become useable (or time out).
234+
// Wait for the connection to become usable (or time out).
235235
if (!m_pTransport->WaitForSessionToOpen(10000))
236236
{
237237
hr = CORDBG_E_TIMEOUT;
@@ -298,7 +298,7 @@ HRESULT DbgTransportPipeline::DebugActiveProcess(MachineInfo machineInfo, const
298298
if (SUCCEEDED(hr))
299299
{
300300
// TODO: Pass this timeout as a parameter all the way from debugger
301-
// Wait for the connection to become useable (or time out).
301+
// Wait for the connection to become usable (or time out).
302302
if (!m_pTransport->WaitForSessionToOpen(10000))
303303
{
304304
hr = CORDBG_E_TIMEOUT;

src/coreclr/debug/di/process.cpp

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -4591,7 +4591,7 @@ void CordbProcess::DispatchRCEvent()
45914591

45924592
CONTRACTL
45934593
{
4594-
// This is happening on the RCET thread, so there's no place to propogate an error back up.
4594+
// This is happening on the RCET thread, so there's no place to propagate an error back up.
45954595
NOTHROW;
45964596
}
45974597
CONTRACTL_END;
@@ -4777,7 +4777,7 @@ void CordbProcess::DbgAssertAppDomainDeleted(VMPTR_AppDomain vmAppDomainDeleted)
47774777
// Errors could occur because:
47784778
// - the event is corrupted (exceptional case)
47794779
// - the RS is corrupted / OOM (exceptional case)
4780-
// Exception errors here will propogate back to the Filter() call, and there's not really anything
4780+
// Exception errors here will propagate back to the Filter() call, and there's not really anything
47814781
// a debugger can do about an error here (perhaps report it to the user).
47824782
// Errors must leave IcorDebug in a consistent state.
47834783
//
@@ -8518,7 +8518,7 @@ void CordbProcess::UnrecoverableError(HRESULT errorHR,
85188518
{
85198519
// @dbgtodo - , shim: Once everything is hoisted, we can remove
85208520
// this code.
8521-
// In the v3 case, we should never get an unrecoverable error. Instead, the HR should be propogated
8521+
// In the v3 case, we should never get an unrecoverable error. Instead, the HR should be propagated
85228522
// and returned at the top-level public API.
85238523
_ASSERTE(!"Unrecoverable error dispatched in V3 case.");
85248524
}
@@ -10257,7 +10257,7 @@ void CordbRCEventThread::FlushQueuedEvents(CordbProcess* process)
1025710257
{
1025810258
CONTRACTL
1025910259
{
10260-
NOTHROW; // This is happening on the RCET thread, so there's no place to propogate an error back up.
10260+
NOTHROW; // This is happening on the RCET thread, so there's no place to propagate an error back up.
1026110261
}
1026210262
CONTRACTL_END;
1026310263

@@ -11160,7 +11160,7 @@ void CordbProcess::FilterClrNotification(
1116011160
// Case 2: Sync Complete
1116111161
//
1116211162

11163-
HandleSyncCompleteRecieved();
11163+
HandleSyncCompleteReceived();
1116411164
}
1116511165
else
1116611166
{
@@ -11679,7 +11679,7 @@ bool CordbProcess::IsWin32EventThread()
1167911679
// managed event-queue, and coordinating with the dispatch thread (RCET).
1168011680
//
1168111681
// @dbgtodo - this should eventually get hoisted into the shim.
11682-
void CordbProcess::HandleSyncCompleteRecieved()
11682+
void CordbProcess::HandleSyncCompleteReceived()
1168311683
{
1168411684
_ASSERTE(ThreadHoldsProcessLock());
1168511685

@@ -11847,7 +11847,7 @@ Reaction CordbProcess::TriageSyncComplete()
1184711847
// we should put that to good use here.
1184811848
this->SuspendUnmanagedThreads();
1184911849

11850-
this->HandleSyncCompleteRecieved();
11850+
this->HandleSyncCompleteReceived();
1185111851

1185211852
// Let the process run free.
1185311853
return REACTION(cIgnore);
@@ -12831,7 +12831,7 @@ void CordbProcess::HandleDebugEventForInteropDebugging(const DEBUG_EVENT * pEven
1283112831
CordbWin32EventThread * pW32EventThread = this->m_pShim->GetWin32EventThread();
1283212832
_ASSERTE(pW32EventThread != NULL);
1283312833

12834-
// if we were waiting for a retriggered exception but recieved any other event then turn
12834+
// if we were waiting for a retriggered exception but received any other event then turn
1283512835
// off the single stepping and dequeue the IB event. Right now we only use the SS flag internally
1283612836
// for stepping during possible retrigger.
1283712837
if(reaction.GetType() != Reaction::cInbandExceptionRetrigger && pUnmanagedThread->IsSSFlagNeeded())

0 commit comments

Comments
 (0)