Simple implementation of basic DSP components using SystemVerilog. just for fun. Components list: FIR, IIR, CIC(Decimator only), FFT
Also here is a very simple TB for visual comparison with the Python reference script.
Python:
Modelsim:
Kobzon86/DSP_modules
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|