Rapport lab 2-3

TSEA44

Jonathan Karlsson, Niclas Olofsson, Paul Nedstrand jonka
293, nicol, paune Grupp 2

26januari2014

Jonathan,	Niclas,	Paul
Rapport la	ah 2-3	

<u>INNEHÅLL</u>

Innehåll

1	Labb 21.1 Introduktion1.2 Tillståndsgraf och arkitektur	3 3
2	Labb 3 2.1 Introduktion 2.2 Design	4 4 5
3	Resultat 3.1 Prestanda	5 5
4	Sammanfattning 4.1 Filer	5
5	What to Include in the Lab Report 2	6
6	What to Include in the Lab Report 3	6
Aı	ppendices	8
A	jpegtop.sv	8
В	transpose.sv	18
\mathbf{C}	Q2.sv	19
D	jpegdma.sv	20

1 Labb 2

1.1 Introduktion


Syftet med denna laboration var att konstruera en accelerator för jpeg-komprimering från raw-filer, i hårdvara. Detta löstes med hjälp av programmeringsspråket system verilog och genom att bygga vidare på det existerande skelettet som gavs med uppgiften. I första delen (labb2) så har vi en dator som styr själva acceleratorn och skickar all data via en bus för att sedan behandlas och lagras i ett blockminne där datorn sedan får läsa av resultatet. Ett register används för att starta grunkan och sedan läsa av att resultatet finns att hämta.

Det jpeg-acceleratorn gör är att ta ett block med 8x8 pixlar, skicka in det i en givet DCT maskin som gör komprimeringar av pixlarna, sedan transponeras de 8x8 pixlarna i ett minne och skickas tillbaka till DCT'n för att gå igenom en gång till. Alla pixlar multipliceras nu med hårdkodade reciprokaler och läggs i ett utminne.

Datorn kan nu läsa av minnet, transponera och spara ner till en jpeg fil som kan öppnas på vanligt sätt.

1.2 Tillståndsgraf och arkitektur

En vidare hjälp är att den DCT maskin som gör beräkningar är redan given så problemet som skall lösas innebär att skapa signaler för att styra DCT'n, ett blockminne för indata och ett för utdata, ett minne där vi transponerar samt en maskin som utför multiplikationerna med reciprokalerna.




Figur 1: Arkitektur för vår design

Figur 1 visar den arkitektur som konstruerades för att lösa uppgiften. All data som kommer in från bussen läggs in i minnet och vi väntar sedan på en

startsignal från datorn. Då används räknaren tillsammans med en vippa för att skicka in data till DCT'n för att sedan skriva in 8x8 pixlar till transponeringsminnet, när vi skrivit klart där så läser vi av kolumnerna (och får därigenom transponeringen), skickar in till DCT'n igen.

Ett problem vi hade så här långt var klockningen, när vi skickar in data från inminnet så måste vi göra det 8 pixlar åt gången, men i minnet finns bara 4 pixlar per rad, så vi måste läsa två rader (därav vippan), vidare måste vi klocka ner DCT'n en klockcykel för att den ska "hinna med". Läsningen från transponeringen var inget problem, däremot när pixlarna kommer ut den andra gången måste klockningen anpassas till Q2-maskinen då den tar två pixlar per klockcykel så DCT'n måste gå ytterligare långsammare för att detta ska fungera.



Figur 2: Tillståndsgraf för vår design

Figur 2 visar en tillståndsgraf över maskinen och dess procedur för att komprimera raw-filer till jpeg. Tillståndsgrafen följer precis det schema som arkitekturen i figur 1 också visar.

1.3 Vidare frågor

2 Labb 3

2.1 Introduktion

Designen från labb 2 visas i figur 1 och innebär att datorn måste engagera sig en hel del och en stor flaskhals för prestandan ligger i bussen som används. Dels måste datorn läsa ur alla pixlar från minnet, via bussen, sedan skicka iväg pixlarna igen via bussen till jpeg-acceleratorn för att sedan skicka en startsignal för varje 8x8 pixlar. När acceleratorn är färdig måste datorn läsa av det i ett register varpå datorn läser av minnet i acceleratorn och skickar ännu mer pixlar genom bussen.

Den flaskhalsen skulle man kunna spara in en del på genom att acceleratorn själv hämtar sin data från minnet istället för att gå genom datorn, där gör den ändå ingen nytta. Så idén är att ha en ytterligare design som hämtar data och skickar in till acceleratorn, sätter igång den självmant. Datorn måste fortfarande läsa av registret för att kontrollera att acceleratorn är färdig samt hämta de färdiga pixlarna, men bussen besparas ändå en hel del data med denna lösning.

2.2 Design

3 Resultat

3.1 Prestanda

Beskrivning	Antal klockcykler
Main program	33 902 171
Init	9 850 924
$Encode_image$	$24\ 051\ 247$
$Forward_DCT$	8 317 191
Copy	1 518 825
DCT kernel	0
Quantization	6798366
Huffman encoding	$15\ 246\ 407$
Emit_bits	7 904 811

Tabell 1: Prestanda för JPEG-acceleratorn

3.2 FPGA-användning

Flip Flops	7 273 out of 46080	15%
4 input LUTs	11 485 out of 46080	24%
MULT18X18s	19 out of 120	15%
RAMB16s	42 out of 120	35%

Tabell 2: De mest intressanta delarna ur syntes-rapporten för JPEG-acceleratorn med DCT, DMA samt sbit-instruktionen.

4 Sammanfattning

4.1 Filer

jpegtop.sv Mestadels av designen skedde här, våra kontrollsignaler ligger här tillsammans med flera räknare och minnen.

transpose.sv Transponeringsminnet fick en egen fil med en kolumnräknare och en radräknare för att hålla koll på vart grunkan håller på att läsa respektive skriva.

q2.sv Denna sköter multipliceringen med reciprokalerna och skickar sedan resultatet till utminnet.

jpegdma.sv Designen för den andra biten där jpeg-acceleratorn själv läser av informationen i minnet.

5 What to Include in the Lab Report 2

- How did you verify that your 2D DCT hardware works correctly?
- $\bullet \ \ Is the size of the 2DDC Thardware justified by the performance improvements?$
- What would be required in order to implement more functionality like zigzag addressing in the 2D DCT hardware module? Would it be difficult to modify jpegfiles to take advantage of such optimizations? And of course, the normal parts of a lab report such as a table of contents, an introduction, a conclusion, etc. The source code that you have written should be included in appendices and referred to from the main document.

6 What to Include in the Lab Report 3

The lab report should contain all source code that you have written. (The source code should of course be commented.) We would also like you to include a block diagram of your hardware. If you have written any FSM you should include a state diagram graph of the FSM. We would also like you to discuss the following questions in detail somewhere in your lab report1:

- How does your hardware work?
- How did you verify that your hardware worked?
- How did you modify the software?
- A timing diagram.
- What is the utilization of your accelerator?
- What is the performance of jpegtest with DMA enabled?
- How long does it take (on average) to read a macroblock into the DCT acceler- ator via DMA?
- How much is the wishbone bus used by the DMA unit and how much is the bus used by the CPU? And of course, the normal parts of a lab report such as a table of contents, an intro- duction, a conclusion, etc. The source code that you have written should be included in appendices and referred to from the main document.

Appendices

A jpegtop.sv

Listing 1: Kod för labb 2

// DAFK JPEG Accelerator top
// This file is part of the DAFK Lab Course
// http://www.da.isy.liu.se/courses/tsea02
// Description
// DAFK JPEG Top Level System Verilog Version
// To Do:
// - make it smaller and faster
// Author:
// Olle Seger, olles@isy.liu.se

 $- \ Andreas \ Ehliar \, , \ ehliar@isy.liu.se$

Copyright (C) 2005-2007 Authors

This source file may be used and distributed without restriction provided that this copyright statement is not removed from the file and that any derivative work contains the original copyright notice and the associated disclaimer.

This source file is free software; you can redistribute it and/or modify it under the terms of the GNU Lesser General Public License as published by the Free Software Foundation; either version 2.1 of the License, or (at your option) any later version.

This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public License along with this source; if not, download it from http://www.opencores.org/lgpl.shtml

```
'include "include/timescale.v"
'include "include/dafk_defines.v"
            enum {TST, CNT, RST} op_t;
typedef struct packed
  \{op_t op;
   logic rden;
   logic reg1en;
   logic mux1;
   logic dcten;
   logic twr;
   logic trd;
   logic [1:0] mux2;
   logic wren;
   } mmem t;
module jpeg top(wishbone.slave wb, wishbone.master wbm);
logic [31:0]
                      dout res;
logic
                      ce_in, ce_ut;
logic [8:0]
                              rdc;
logic [8:0]
                              wrc;
logic [31:0]
                      dob, dob2, ut doa;
logic [0:7][11:0]
                     x, ut;
logic [0:7][15:0]
                      у;
logic [31:0]
                      reg1;
logic [31:0]
                      q, dia;
logic [31:0]
                      doa;
logic
                      csren;
logic [31:0]
                              csr;
mmem_t
            mmem;
logic
                      dmaen, ctrl control;
logic [15:0] rec_o2;
logic [15:0] rec o1;
                      dct_busy;
reg
                      dma start dct;
logic
logic [7:0]
             reciprocal counter;
logic
              dff1;
logic
               dff2;
logic
               dff1rst;
logic
               dff2rst;
            ack;
\mathbf{reg}
// ************************
               Wishbone\ interface
```

```
// **************************
assign ce_in = wb.stb && (wb.adr[12:11]==2'b00); // Input mem assign ce_ut = wb.stb && (wb.adr[12:11]==2'b01); // Output mem assign csren = wb.stb && (wb.adr[12:11]==2'b10); // Control reg
assign dmaen = wb.stb && (wb.adr[12:11] = 2'b11); // DMA control
//set ack
always @(posedge wb.clk)
begin
     if (wb.rst)
          ack <= 1'b0;
     else if (~dff1rst && dff2rst)
          ack <= 1'b0;
     else if (wb.stb)
          ack <= 1'b1;
     else
          ack <= 1'b0;
\mathbf{end}
always @(posedge wb.clk)
begin
     if (wb.rst)
           dff1 <= 1'b0;
     else
           dff1 \le wb.we;
     dff2 \ll dff1;
end
always @(posedge wb.clk)
begin
     dff1rst <= wb.rst;
     dff2rst <= dff1rst;
end
assign wb.ack = ack;
assign int_o = 1'b0; // Interrupt, not used in this lab
\mathbf{assign} \ \ \mathbf{wb.\,err} \ = \ 1\, \ \mathbf{`b0}\,; \ \ // \ \ \mathit{Error}\,, \ \ \mathit{not} \ \ \mathit{used} \ \ \mathit{in} \ \ \mathit{this} \ \ \mathit{lab}
assign wb.rty = 1'b0; // Retry, not used in this course
// Signals to the blockrams...
logic [31:0] dma_bram_data;
logic [8:0]
                 dma_bram_addr;
                 dma_bram_we;
logic
logic [31:0] bram data;
logic [8:0]
                 bram addr;
                 bram we;
logic
logic
                 bram ce;
```

```
logic [31:0] wb_dma_dat;
    logic [8:0] clock_counter;
    reg [31:0] dflipflop;
    reg read_enable;
    reg [7:0] DC2 ctrl counter;
    reg clk div2;
    reg clk div4;
    reg [1:0] divcounter;
    reg mux2_enable;
reg [1:0] mux2_counter;
    reg [31:0] mux2_out;
    reg [31:0] mux2_flipflop;
    reg wren flipflop;
    const reg [63:0][15:0] reciprocals = {}^{1}\{16 \, {}^{1}d2048,
                                                                         16'd2341,
                                                            16'd2731,
                                                                                      16'd2341,
          16'd1365, 16'd669,
                                     16'd455,
16'd1820,
        16'd2979,
                     16'd2731,
                                   16'd2521,
                                                16'd1928,
                                                             16'd1489,
                                                                          16'd936,
                                                                                      16'd512,
16'd356,
        16'd3277,
                     16'd2341,
                                  16'd2048,
                                                16'd1489,
                                                             16'd886,
                                                                          16'd596,
                                                                                      16'd420,
16'd345,
        16'd2048,
                      16'd1725,
                                   16'd1365,
                                                16'd1130,
                                                             16'd585,
                                                                          16'd512,
                                                                                      16'd377,
16'd334,
        16'd1365,
                     16'd1260,
                                   16'd819,
                                                16'd643,
                                                             16'd482,
                                                                          16'd405,
                                                                                      16'd318,
16'd293,
        16'd819,
                      16'd565,
                                   16'd575,
                                                16'd377,
                                                             16'd301,
                                                                          16'd315,
                                                                                      16'd271,
16'd328,
        16'd643,
                      16'd546,
                                   16'd475,
                                                16'd410,
                                                             16'd318,
                                                                          16'd290,
                                                                                      16'd273,
16'd318,
        16'd537,
                      16'd596,
                                   16'd585,
                                                16'd529,
                                                             16'd426,
                                                                          16'd356,
                                                                                      16'd324,
16'd331};
    always @(posedge wb.clk) begin
      if (wb.rst) begin
         read enable <= 1'b0;
         rdc <= 9'b0;
          dflipflop \ll 32'b0;
      end else if (csr = 32'h1 || dma_start_dct) begin
         read_enable <= 1'b1;</pre>
      // if write is finished and we are reading from the memory
      end else if (read_enable) begin
        // count up address memory on every second clock cycle
        if (clk div2) begin
          rdc \ll rdc + 4;
           dflipflop <= dob;
           if (rdc = 9'h40) begin
            rdc \ll 9'd0;
```

```
read enable <= 1'b0;
      end
    end
  end
end
//mux till inmem
always comb begin
   if (dma bram we) begin
     bram we <= dma bram we;
     //bram ce \ll 1'b1;
     bram_data \le dma_bram_data;
     bram\_addr <= dma\_bram\_addr;
  end else begin
     bram we \leq wb.we && ce in;
     //bram ce \ll 1'b1;
     bram data <= wb.dat o;</pre>
     bram addr <= wb.adr [8:0];
  end
end
//Mux till dct
always comb begin
  if (mmem.mux1)
    x = ut;
  else begin
    x = \{\{4\{dflipflop[31]\}\}, dflipflop[31:24],
          \{4\{dflipflop[23]\}\}, dflipflop[23:16],
          {4{dflipflop[15]}}, dflipflop[15:8], {4{dflipflop[7]}}, dflipflop[7:0],
          \{4\{dob[31]\}\}, dob[31:24],
          \{4\{dob[23]\}\}, dob[23:16],
          {4\{dob[15]\}}, dob[15:8],
          \{4\{dob[7]\}\}, dob[7:0]\};
  end
end
// div 2clk
always @(posedge wb.clk) begin
  if (wb.rst)
    clk div2 \ll 1'b0;
  else
    clk div2 <= divcounter [0];
end
 // div4 clk
always @(posedge wb.clk) begin
  if (wb.rst)
      clk\_div4 <= 1'b0;
  else
```

```
clk_div4 <= ~divcounter[1] && divcounter[0];
end
always @(posedge wb.clk) begin
    if(clock\_counter == 2'h3)
        clock counter <= 2'h0;
    else
        clock counter <= clock counter + 1;
end
jpeg_dma dma
  .clk i(wb.clk), .rst i(wb.rst),
  .wb adr i (wb.adr),
  .wb dat_i (wb.dat_o),
  .wb we i (wb.we),
  . dmaen i (dmaen),
  .wb dat o (wb dma dat),
  . wbm(wbm),
                             (dma bram data[31:0]),
  .dma bram data
  .dma bram addr
                             (dma bram addr[8:0]),
  .\,dma\_bram\_we
                             (dma_bram_we),
  .start dct (dma start dct),
  .dct busy (dct busy)
  );
//INMEM!!!!!!!
RAMB16\_S36\_S36 \# (.SIM\_COLLISION\_CHECK("NONE")) inmem
 (// WB read & write
  .CLKA(wb.clk), .SSRA(wb.rst),
  .ADDRA(bram\_addr),
  .DIA(bram_data), .DIPA(4'h0),
  .ENA(1'b1), .WEA(bram_we),
  .DOA(doa), .DOPA(),
  // DCT read
  .CLKB(wb.clk), .SSRB(wb.rst),
  ADDRB(rdc),
  .DIB(32'h0), .DIPB(4'h0),
  .ENB(1'b1),.WEB(1'b0),
  .DOB(dob2), .DOPB());
assign dob = dob2;
//UTMEM!!!!!!
RAMB16 S36 S36 \#(.SIM COLLISION CHECK("NONE")) utmem
 (// DCT write
  .CLKA(wb.clk), .SSRA(wb.rst),
```

```
.ADDRA(wrc),
  .DIA(q), .DIPA(4'h0), .ENA(1'b1),
  .WEA(wren_flipflop), .DOA(ut_doa), .DOPA(),
  // WB read & write
  .CLKB(wb.clk), .SSRB(wb.rst),
  .ADDRB(wb.adr[10:2]),
  .DIB(wb.dat_o), .DIPB(4'h0), .ENB(ce ut),
  .WEB(wb.we), .DOB(dout res), .DOPB());
reg [31:0] toDatI;
// You must create the wb.dat i signal somewhere...
assign wb.dat i = toDatI;
//outmux
always comb begin
  if (dmaen)
    toDatI = wb dma dat;
  else if (csren)
    toDatI = csr;
  else if (ce_in)
    toDatI = doa;
  else if (ce_ut)
    toDatI = dout res;
end
always @(posedge wb.clk) begin
    if (wb.rst)
         ctrl_control <= 1'b0;
    else if (read enable)
        ctrl control <= 1'b1;
    else if (DC2\_ctrl\_counter == 8'd20)
         ctrl control <= 1'b0;
end
// the control logic
always @(posedge wb.clk) begin
  if(wb.rst) begin
     csr <= 32'd0;
     mmem.rden \leq 1'b0;
     mmem.reg1en <= 1'b0;
     mmem.\,mux1 <= 1\,'b0\,;
     mmem. dcten \ll 1'b0;
     \operatorname{mmem.\,twr} \,<=\, 1\,{}^{\backprime} b0\,;
     mmem.trd <= 1'b0;
     mmem. wren \leq 1'b0;
     mux2 enable \leq 1'b0;
     DC2 ctrl counter <= 8'b0;
     divcounter <= 2'h0;
     dct busy \ll 1'b0;
```

```
end else if (dma start dct) begin
   dct_busy <= 1'b1;
end else if (ctrl_control) begin
  divcounter <= divcounter + 1;
   if (clk_div4)
      DC2 ctrl counter <= DC2 ctrl counter + 1;
   if (divcounter = 3'h2) begin
      // Enable DCT and get its input from block RAM
      if (DC2 ctrl counter < 8'd18)
        mmem.dcten <= 1'b1;
      //fulhaxfulhaxheladan!!
      if (mmem. dcten == 1'b1 && DC2 ctrl counter < 8'd8)
        mmem. twr \ll 1'b1;
   // transpose write takes 8 cs
   end else if (DC2 ctrl counter = 8'd10) begin
      // stop write, begin read
      mmem. twr \ll 1'b0;
      mmem. trd \ll 1'b1;
      // send transpose memory output to DCT
      mmem.mux1 <= 1'b1;
   // the first row transpose arrives out from DCT
   end else if (DC2_ctrl_counter == 8'd11) begin
      // begin writing result
      mux2 enable <= 1'b1;
      mmem. wren \leq 1'b1;
   // 8 cc later, all rows are out of transpose memory
   end else if (DC2 ctrl counter = 8'd19) begin
      // stop reading from transpose
      mmem.\ trd\ <=\ 1\ 'b0\,;
      mmem. wren \leq 1'b0;
   end else if (DC2 ctrl counter = 8'd20) begin
      // turn off DCT
      //mmem.\ dcten <= 1'b0;
      mmem.wren <= 1'b0;
      dct busy <= 1'b0;
      csr <= 32'd128;
   \quad \text{end} \quad
end else if (csren && wb.we) begin
   csr \ll wb.dat o;
end else if (csr = 32'h1) begin
   csr <= \, 32\, {}^{\backprime}h0\, ;
end else begin
  mmem.rden \leq 1'b0;
```

```
mmem. reg1en <= 1'b0;
     mmem.\,mux1 <= 1'b0;
     mmem. dcten \ll 1'b0;
     mmem. twr \ll 1'b0;
     mmem.trd <= 1'b0;
     mmem. wren <= 1'b0;
     mux2 enable \leq 1'b0;
     DC2 ctrl counter <= 8'b0;
     divcounter <= 2'h0;
  end
end
//reciprocal counter!!!
always @(posedge wb.clk) begin
  if (wb.rst)
    reciprocal counter <= 8'd63;
  else if (mux2 flipflop)
    reciprocal_counter <= reciprocal_counter - 8'd2;</pre>
  else
    reciprocal counter <= 8'd63;
end
always @(posedge wb.clk) begin
  mux2 flipflop <= mux2 enable;
  wren flipflop <= mmem.wren;</pre>
end
//mux2
always comb begin
  case(mux2_counter) //mmem.mux2
     2'h1:
               mux2 out = y[2:3];
               mux2_out = y[4:5];
     2 'h2:
     2'h3:
               mux2_out = y[6:7];
     default: mux2_out = y[0:1];
  endcase
\mathbf{end}
//count mux2 counter and output memory.
always @(posedge wb.clk) begin
  if(wb.rst) begin
     mux2\_counter <= 2'd0;
     \operatorname{wrc} \leq 1'b0;
  end else if (mux2 flipflop) begin
     mux2 counter <= mux2 counter + 1;</pre>
     wrc \ll wrc + 1;
  end else begin
```

 $mux2_counter <= 2'd0;$

wrc <= 1'b0;

end

```
end
                                    //mux2 styrsignal
                                    /*always comb begin
                                                                         case (mux2 counter)
                                                                                                                                     mmem. mux2 = 2'd1;
                                                                       2 'd2:
                                                                                                                                      mmem. mux2 = 2'd2;
                                                                                                                               mmem. mux2 = 2'd3;
                                                                       2 'd3:
                                                                         default: mmem.mux2 = 2'd0;
                                             endcase
                                    end*/
                                    //set\ reciprocals
                                    always_comb begin
                                                                       rec o1 = reciprocals [reciprocal counter];
                                                                       rec o2 = reciprocals [reciprocal counter - 8'd1];
                                   end
                                   // 8 point DCT
                                   // control: dcten
                                    dct \ dct0
                                            (.y(y), .x(x),
                                                    .clk i (wb.clk), .en (mmem.dcten)
                                    q2 Q2 (
                                                     .x_i(mux2_out), .x_o(q),
                                                     .rec_i1(rec_o1),
                                                     .rec_i2(rec_o2)
                                    );
                                   // transpose memory
                                    // control: trd, twr
                                    transpose tmem
                                             (.clk(wb.clk), .rst(wb.rst),
                                                       .t_wr(mmem.twr) , .t_rd(mmem.trd),
                                                       . \, data\_in\left(\left\{y\left[7\right]\left[11:0\right], y\left[6\right]\left[11:0\right], y\left[5\right]\left[11:0\right], y\left[4\right]\left[11:0\right], y\left[3\right]\left[11:0\right], y\left[2\right]\left[11:0\right], y\left[1\right]\left[11:0\right], y\left[1\right], y\left[1\right
                                                      .data out(ut));
endmodule
 // Local Variables:
 //\ verilog-library-directories: (".""..""../or1200"""../jpeg"""../pkmc"""../dvga"""../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../
 // End:
```

B transpose.sv

```
Listing 2: Kod för transponeringen
'include "include/timescale.v"
module transpose (
     input clk, rst,
     input t_rd ,
     input t wr,
     input [7:0][11:0] data in,
     output [7:0][11:0] data_out
);
     reg [7:0][7:0][11:0] memory;
     reg [7:0][11:0] out_reg;
     reg [7:0] col_count;
     reg [7:0] row_count;
     reg [3:0] clk counter;
     always @(posedge clk) begin
          if (rst) begin
               clk counter <= 0;
          \mathbf{end} \ \mathbf{else} \ \mathbf{if} (\ \mathbf{^{r}t_rd} \ \&\& \ \mathbf{^{r}t_wr}) \ \mathbf{begin}
               clk_counter <= 0;
          end else begin
               clk counter <= clk counter + 1;
               if (clk\_counter == 3'h3)
                    clk counter <= 3'h0;
          end
     end
     always @(posedge clk) begin
          if (rst) begin
               row_count[7:0] <= 8'd0;
          end else if (t_wr && clk_counter == 3'h1) begin
               memory[row_count] <= data_in;
               row\_count <= row\_count \ + \ 1;
               end else if (row_count == 8'd8) begin
                    row count <= 8'd0;
          end
     end
     always @(posedge clk) begin
          if (rst) begin
               col_count[7:0] <= 8'd8;
          end else if (t_rd && clk_counter == 3'h1) begin
          //(\{y\,[\,7\,][\,1\,1\,:\,0\,]\,,\,y\,[\,6\,][\,1\,1\,:\,0\,]\,,\,y\,[\,5\,][\,1\,1\,:\,0\,]\,,\,y\,[\,4\,][\,1\,1\,:\,0\,]\,,\,y\,[\,3\,][\,1\,1\,:\,0\,]\,,\,y\,[\,2\,][\,1\,1\,:\,0\,]\,,\,y\,[\,1\,][\,1\,1\,:\,0\,]\,,\,y\,[\,0\,]
            // \quad out\_reg <= memory[7:0][col\_count][11:0];
```

```
col_count <= col_count - 1;
                                                             if (col\_count = 8'd0)
                                                                                 col count <= 8'd8;
                                        end
                    end
                    always\_comb \ \ \mathbf{begin}
                                        out reg[7] = memory[0][7 - col count];
                                        out reg[6] = memory[1][7 - col count];
                                        \operatorname{out}_{\operatorname{reg}}[5] = \operatorname{memory}[2][7 - \operatorname{col}_{\operatorname{count}}];
                                        \operatorname{out}_{reg}[4] = \operatorname{memory}[3][7 - \operatorname{col}_{count}];
                                        \operatorname{out}_{reg}[3] = \operatorname{memory}[4][7 - \operatorname{col}_{count}];
                                        \operatorname{out}_{reg}[2] = \operatorname{memory}[5][7 - \operatorname{col}_{count}];
                                        \operatorname{out}_{\operatorname{reg}}[1] = \operatorname{memory}[6][7 - \operatorname{col}_{\operatorname{count}}];
                                        out reg[0] = memory[7][7 - col count];
                     end
                     assign data out = out reg;
endmodule
// Local Variables:
//\ verilog-library-directories: (".""..."".../or1200""".../jpeg""".../pkmc""".../dvga""".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart"".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uart".../uar
// End:
\mathbf{C}
                       Q2.sv
                                                                                    Listing 3: Kod för kvantiseringen
```

```
'include "include/timescale.v"
module q2(output [31:0] x o,
              input [31:0] x i,
              input [15:0] rec i1.
              input [15:0] rec i2);
    logic signed [15:0] a_signed;
    logic signed [15:0] b signed;
    logic signed [15:0] rec i1 signed;
    logic signed [15:0] rec_i2_signed;
    logic signed [31:0] r1;
    logic signed [31:0] r2;
    logic rnd1, bits1, pos1;
    logic rnd2, bits2, pos2;
    always comb begin
        a_{signed} = x_{i}[31:16];
        rec_i1_signed = rec_i1;
```

```
r1 = a_signed * rec_i1_signed;
       rnd1 = r1[16]; // (r1 \& 0x10000) != 0 ;
       bits1 = r1 [15:0] != 16'h0; // (r1 & 0xffff) != 0;
       pos1 = r1[31]; //(r1 \& 0x80000000) == 0;
       r1[14:0] = r1[31:17];
       r1[31:15] = \{17\{r1[31]\}\};
       if (rnd1 && (pos1 || bits1))
           r1 = r1 + 1;
   end
   always_comb begin
       b_{signed} = x_{i}[15:0];
       rec_i2\_signed = rec_i2;
       r2 = b_signed * rec_i2_signed;
       rnd2 = r2[16]; // (r2 \& 0x10000) != 0 ;
       bits2 = r^2[15:0] != 16'h0; // (r2 & 0xffff) != 0;
       pos2 = r2[31]; //(r2 \& 0x80000000) == 0;
       r2[14:0] = r2[31:17];
       r2[31:15] = \{17\{r2[31]\}\};
       if (rnd2 && (pos2 || bits2))
           r2 = r2 + 1;
   end
   assign x o[31:16] = r1[15:0];
   assign x_o[15:0] = r2[15:0];
endmodule //
// Local Variables:
// End:
```

D jpegdma.sv

```
Listing 4: Kod för labb 3

'include "include/timescale.v"

module jpeg_dma(
    input clk_i,
    input rst_i,

input wire [31:0] wb_adr_i, // Slave interface port, this is not the complete wb bus
```

```
input wire [31:0] wb_dat_i,
  input wire
                     wb_we_i,
  output reg [31:0] wb_dat_o,
  input wire
                     dmaen i,
  wishbone.master wbm, // Master interface
                                                 // To the input block ram
  output wire [31:0] dma bram data,
  output reg [8:0]
                      dma bram addr,
  output reg
                      dma bram we,
                      start dct,
                                                 // DCT control signals
  output reg
                      dct_busy);
  input wire
 reg [31:0]
                      dma srcaddr;
                                               // Start address of image
 reg [11:0]
                      dma pitch;
                                               // Width of image in bytes
 reg [7:0]
                      dma endblock x;
                                               // Number of macroblocks in a row - 1
 reg [7:0]
                                               // Number of macroblocks in a column - 1
                      dma endblock y;
             incaddr;
 \mathbf{reg}
 \mathbf{reg}
              resetaddr;
 wire
                      startfsm;
 wire
                      startnextblock;
 reg [3:0]
                      next state;
 reg [3:0]
                      state;
 wire
                      dma is running;
 reg [8:0]
                      next dma bram addr;
 wire [3:0]
                      dma_bram_addr_plus1;
                      endframe;
 wire
 wire
                      endblock;
 logic
                      endblock_reached;
 wire
                      endline;
 reg [9:0]
                      ctr;
reg nextStbCyc;
reg [1:0]
                 goToRelease;
// reg [31:0] toDatI;
  // You must create the wb.dat_i signal somewhere...
    assign \ wb \ dat \ i = toDatI;
  reg [31:0] jpeg data;
```

```
wbm.dat_o = 32'b0; // We never write from this module
assign
          dma\_bram\_data = jpeg\_data;
assign
assign
          dma_bram_addr_plus1 = dma_bram_addr + 1;
addrgen agen (
              .clk i
                                        (clk i),
                                        (rst_i),
              .rst i
              // Control signals
              . reset addr_i
                                        (resetaddr),
              .incaddr_i
                                        (incaddr),
              .\ address\_o
                                        (wbm.adr),
              .endframe o
                                        (endframe),
              .endblock o
                                        (endblock),
              .endline o
                                        (endline),
              // Parameters
              .dma_srcaddr
                                        (dma_srcaddr),
              .dma pitch
                                        (dma_pitch),
                                        (dma_endblock_x),
              .dma endblock x
              .dma\_endblock\_y
                                        (dma_endblock_y)
              );
// Memory address registers
always ff @(posedge clk i) begin
   if(rst i) begin
      dma \operatorname{srcaddr} = 0;
      dma_pitch <= 0;
      dma endblock x <= 0;
      dma endblock y \ll 0;
   end else if (dmaen i && wb we i) begin
      case (wb_adr_i[4:2])
        3'b000: dma_srcaddr
                                 <= wb_dat_i;
        3'b001: dma pitch
                                 = wb dat i;
        3'b010: dma endblock x \le wb dat i;
        3'b011: dma endblock y \le wb dat i;
      endcase // case(wb\_adr\_i[4:2])
   end
end
always ff @(posedge clk i) begin
   if (rst i)
     endblock reached <= 1'b0;
   else
     endblock reached <= endblock;
end
```

```
// Decode the control bit that starts the DMA engine
   assign startfsm = dmaen i && wb we i && (wb adr i[4:2] == 3'b100)
           && (wb_dat_i[0] = 1'b1);
   \mathbf{assign} \ \ \mathbf{startnextblock} = \mathbf{dmaen\_i} \ \&\& \ \mathbf{wb\_we\_i} \ \&\& \ \ (\mathbf{wb\_adr\_i} \, [\, 4 \colon \! 2 \, ] \ \Longrightarrow \ 3\, \ \ 'b100\,)
           && (wb dat i[1] = 1'b\overline{1});
   reg fetch ready;
   reg been in wait ready;
   wire dct ready;
   assign dct ready = !dct busy && fetch ready;
always @(posedge clk i) begin
if (incaddr == 1 || been in wait ready)
    been in wait ready = 1'b1;
    been in wait ready = 1'b0;
end
   always comb begin
       wb dat o = 32'h000000000; // Default\ value
       case (wb_adr_i[4:2])
         3\,{}^{\backprime}b000\colon \ wb\_dat\_o \, = \, dma\_srcaddr\,;
         3'b001: wb dat o = dma pitch;
         3'b010: wb dat o = dma endblock x;
         3'b011: wb dat o = dma endblock y;
         3'b100: \ wb\_dat\_o = \{ctr\ ,\ 12'b0\ ,\ dmaen\_i\ ,\ been\_in\_wait\_ready\ ,\ state\ ,\ start\_dct\ ,\ dct\_burker \}
         3'b101: wb_dat_o = next_dma_bram_addr;
         3'b110: wb_dat_o = dma_bram_data;
         3'b111: wb_dat_o = jpeg_data;
       endcase // case(wb\_adr\_i[4:2])
   end
   always ff @(posedge clk i) begin
       if(startfsm | startnextblock | rst i)
         ctr <= 10'h0;
       else if (wbm.ack)
         ctr \ll ctr + 1;
   end
   localparam DMA IDLE
                                         = 4' d0;
   localparam DMA GETBLOCK
                                         = 4' d4;
   localparam DMA RELEASEBUS
                                         = 4' d5;
```

```
localparam DMA WAITREADY
                                   = 4' d6;
localparam DMA_WAITREADY_LAST
                                   = 4' d7;
assign dma is running = (state != DMA IDLE);
// Combinatorial part of the FSM
always comb begin
   next state = state;
   next dma bram addr = dma bram addr;
   resetaddr = 0;
   incaddr = 0;
   // By default we don't try to access the WB bus
   start dct = 0;
   dma bram we = 1;
   goToRelease = 0;
  wbm.\ sel\ =\ 4"b1111";\ \ //\ \ \textit{We\ always\ want\ to\ read\ all\ bytes}
   wbm.we = 0; // We never write to the bus
   nextStbCyc = 1'b0;
   jpeg_data = 32'h73;
   fetch_ready = 1'b0;
   if(rst i) begin
            next_state = DMA_IDLE;
     next dma bram addr = 0;
     jpeg data = 32'h0;
     start_dct = 0;
     dma_bram_we = 0;
     goToRelease = 0;
   end else begin
      case (state)
        DMA_IDLE: begin
            dma bram we = 0;
            if (startfsm) begin
                      next state = DMA GETBLOCK;
                      resetaddr = 1; // Start from the beginning of the frame
                      next dma bram addr = 0;
                      jpeg_data = 32'h0;
        start_dct = 0;
     end
        end
        DMA GETBLOCK: begin
            // \ \textit{Hint: look at endframe} \ , \ \ \textit{endblock} \ , \ \ \textit{endline and wbm\_ack\_i} \ldots
```

```
if (endframe && wbm.ack) begin
   start_dct = 1;
               next dma bram addr = -4;
   next\_state = DMA\_WAITREADY\_LAST;
end else if (endblock && wbm.ack) begin
   start dct = 1;
               next dma bram addr = -4;
   next_state = DMA_WAITREADY;
end else if (endline && wbm.ack) begin
         next_state = DMA_RELEASEBUS;
      end else begin
         next_state = DMA_GETBLOCK;
      end
      if (wbm.ack) begin
          jpeg_data = wbm. dat_i ^32'h80808080;
    nextStbCyc = 1'b0;
          next_dma_bram_addr = next_dma_bram_addr + 4;
    incaddr = 1;
 end else begin
    nextStbCyc = 1'b1;
       \mathbf{end}
   end
  DMA RELEASEBUS: begin
      // Hint: Just wait a clock cycle so that someone else can access the bus if ned
          next\_state = DMA\_GETBLOCK;
nextStbCyc = 1'b0;
   end
  DMA WAITREADY: begin
      // Hint: Need to tell the status register that we are waiting here...
      dma_bram_we = 0;
      if (!dct_busy) begin
   fetch_ready = 1;
end
if (startnextblock) begin
   next state = DMA GETBLOCK;
end else begin
   next state = DMA WAITREADY;
```

end

```
end
           DMA_WAITREADY_LAST: begin
              dma_bram_we = 0;
              // Hint: Need to tell the status register that we are waiting here...
              if (!dct_busy) begin
           fetch ready = 1;
        end
        if (startnextblock) begin
           next\_state = DMA\_IDLE;
        end else begin
           next\_state = DMA\_WAITREADY\_LAST;
        end
           end
         endcase // case(state)
      \mathbf{end}
   end //
   // The flip flops for the FSM
   always_ff @(posedge clk_i) begin
      wbm.stb = nextStbCyc;
      wbm.cyc = nextStbCyc;
      state <= next state;
      dma bram addr <= next dma bram addr;
   end
endmodule // jpeg\_dma
// Local Variables:
 / / \ verilog-library-directories: ("." ".." "../or1200" "../jpeg" "../pkmc" "../dvga" "../uart" / / End:
```