Skip to content
View MKhizerButt's full-sized avatar
0 followers · 2 following

Block or report MKhizerButt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Precision-Floating-Point-Adder-using-System-Verilog Precision-Floating-Point-Adder-using-System-Verilog Public

    Simulated and Synthesised an adder for the shortened (16-bit) version of the 32-bit IEEE 754 single-precision floating-point format using a State Machine.

    SystemVerilog 1

  2. Application-Specific-Embedded-Processor-using-System-Verilog Application-Specific-Embedded-Processor-using-System-Verilog Public

    Implemented a picoMIPS implementation for 1-dimensional Gaussian Smoothing utilising a small number of the FPGA resources, minimising design cost.

    SystemVerilog

  3. ROBDD-Reachability-Engine ROBDD-Reachability-Engine Public

    A C++ Reduced Ordered Binary Decision Diagram (ROBDD) package utilizing custom hash tables and computed caches for high-performance boolean logic manipulation. Includes a Symbolic Traversal engine …

    C++

  4. Galois-Field-Multiplier Galois-Field-Multiplier Public

    A synchronous SystemVerilog implementation of a GF(2^3) finite field multiplier for cryptographic hardware applications, featuring modular reduction and protection against timing-based side-channel…

    SystemVerilog