Skip to content

MPLAB-Device-Blocks-for-Simulink

Latest
Latest

Choose a tag to compare

View all tags
@LubinKerhuel LubinKerhuel released this 01 Jun 22:28
· 1 commit to master since this release
v3.63.18
5277759

🆕 New

  • Tunable Parameters toolkit — one-click promotion of any numeric block parameter to a calibratable variable reachable via External Mode / XCP, with .mat import / export of calibration sets and an XCP access-path hint
  • Register Access block — direct read / write of dsPIC peripheral registers from Simulink, with chip auto-detection and a bit-field editor
  • PWM HS FEP — PWM Event tab (EVTA–EVTF), Independent PMOD, One-Pulse trigger, Burst mode and 12-channel support, hardware-validated on dsPIC33AK / dsPIC33CK
  • UART Rx Circular DMA driver (zero CPU-side Rx ISR) on dsPIC33CK / CH / AK / AKV — and a chip-aware baud popup that reaches 40 Mbps on dsPIC33CK MP4xx/7xx
  • Online documentation website → mplab-blockset.github.io

⚡ Faster & cleaner

  • Up to 8.2× faster opening of block dialogs on large models, up to 2.5× faster code generation
  • Improvements on UI for dialogs that use the legacy figure engine (I²C, SPI, Comparator, External-Mode, PIL, picgui) so they remain readable in MATLAB Dark Mode
  • Improvements on UI for the Microchip toolstrip — new Sim-Only, Insert Peripheral, Board Template, View Code, Generate Code Only actions; vertical Monitor & Tune popup; Microchip entry restored under MATLAB Help → Supplemental Software; ribbon refreshes automatically on install
  • Board templates — all 14 .sltx refreshed (dual-variant Op-Amp pinout, semantic gain names) plus 3 new ones: Curiosity Nano dsPIC33CK64MC105, MCHV 230 VAC 1.5 kW dsPIC33AK128MC106, MCLV 48V 300W dsPIC33AK256MPS306
  • Programming interface — soft-restart MDB JVM on cross-family switch (2-4× faster), Erase-chip action, auto-pick sole attached programmer; modernised picflash_gui
  • Auto-sync of Master + Compiler Options masks into the Custom Toolchain at save / build

🐞 Fixed

  • dsPIC33CH dual-core now build under the Target Compiler flow on R2025a+
  • dsPIC33CK ADC HS-SAR settling time (per-chip CHOLD table replaces a 4-6× under-estimating polynomial); 33A Change Notification 16/32-bit handling; UART Tx idle-time glitch; base-rate subsystem firing in simulation with an Interrupt block; PIL warns instead of aborts when no COM port; XC-DSC v4.00 -mpa parallel-build exit-255 (XCDSC-846); fresh-install path leaks, undefined function and .s assembly DFP include path
Assets 6
Loading