

DEPARTMENT OF COMPUTER & SOFTWARE ENGINEERING



COLLEGE OF E&ME, NUST, RAWALPINDI

Operating system

Assignments 02

Course Instructor: Mehwish Naseer

Student Name:	Mehran Danish	
	CE-45-A	
Degree/ Syndicate:	CE-43-A	

Write a program to simulate paging technique of memory management.

Memory Management Paging Simulation

1. Introduction

This report documents a C++ simulation of demand paging memory management using the LRU (Least Recently Used) page replacement algorithm. The program demonstrates core operating system concepts including virtual memory, address translation, page faults, and memory allocation strategies.

2. System Architecture

Memory Configuration

Parameter	Value	Description
Page Size	4KB	Fixed size memory unit
Physical Memory	64KB	RAM capacity (16 frames)
Virtual Memory	128KB	Address space (32 pages)
Physical Frames	16	Available page slots in RAM
Virtual Pages	32	Total addressable pages

Key Components


1. Page Table: Tracks virtual-to-physical mapping and page status

2. Frame Table: Manages physical frame allocation

3. MMU: Handles address translation and page faults

4. Page Replacement: LRU algorithm implementation

Enhanced System Architecture with Memory Hierarchy



3. Implementation Details

Data Structures

PageTableEntry

- +bool valid
- +bool referenced
- +bool modified
- +int frame_number
- +int last_used

MMU

- -vector<PageTableEntry> page_table
- -int frame_table[NUM_PHYSICAL_FRAMES]
- -vector<bool> free_frames
- -int time_counter
- -int page_faults
- +translate_address()
- +memory_access()
- +display_tables()

Address Translation Process

- 1. Extract page number and offset from virtual address
- 2. Check page table for valid mapping
- 3. If invalid, trigger page fault handler:
 - Allocate free frame or replace existing page
 - o Update page and frame tables
- 4. Calculate physical address using frame number

Page Replacement Algorithm

- LRU Approximation:
 - Tracks last used timestamp for each page
 - Selects page with oldest timestamp for replacement
 - o Writes back modified pages to "disk" before replacement

```
int find_victim() {
    int lru_time = time_counter + 1;
    int victim_page = -1;
    for (int i = 0; i < NUM_VIRTUAL_PAGES; ++i) {
        if (page_table[i].valid && page_table[i].last_used < lru_time) {
            lru_time = page_table[i].last_used;
            victim_page = i;
        }
    }
    return victim_page;
}</pre>
```

Code:

```
#include <iostream>
#include <vector>
#include <ctime>
#include <iomanip>
#include <random>
using namespace std;
const int PAGE SIZE = 4096;
const int PHYSICAL MEMORY SIZE = 65536;
const int VIRTUAL MEMORY SIZE = 131072;
const int NUM PHYSICAL FRAMES = PHYSICAL MEMORY_SIZE / PAGE_SIZE;
const int NUM VIRTUAL PAGES = VIRTUAL MEMORY SIZE / PAGE SIZE;
struct PageTableEntry {
  bool valid:
  bool referenced:
  bool modified;
  int frame number;
  int last used;
  PageTableEntry(): valid(false), referenced(false), modified(false),
    frame number(-1), last used(-1) {
};
class MMU {
private:
  vector<PageTableEntry> page table;
  int frame_table[NUM_PHYSICAL_FRAMES];
  vector<bool> free frames;
  int time counter;
```

```
int page faults;
int allocate frame() {
  for (int i = 0; i < NUM_PHYSICAL_FRAMES; ++i) {
    if (free frames[i]) {
       free frames[i] = false;
       return i;
  return -1;
int find victim() {
  int lru time = time counter + 1;
  int victim page = -1;
  for (int i = 0; i < NUM VIRTUAL PAGES; ++i) {
     if (page table[i].valid && page table[i].last used < lru time) {
       lru time = page table[i].last used;
       victim page = i;
  return victim page;
void replace page(int new page) {
  int victim page = find victim();
  if (victim page == -1) {
    cerr << "Error: No victim page found!" << endl;
    return;
  if (page table[victim page].modified) {
    cout << "Writing page " << victim page << " to disk (modified)" << endl;
  int frame = page table[victim page].frame number;
  page table[victim page].valid = false;
  page table[victim page].modified = false;
  page table[victim page].frame number = -1;
  frame table[frame] = new page;
  page table[new page].valid = true;
```

```
page table[new page].frame number = frame;
    page table[new page].referenced = true;
    page table[new page].last used = time counter;
    cout << "Replaced page" << victim page << " with page " << new page
       << " in frame " << frame << endl;
  }
public:
  MMU(): time counter(0), page faults(0) {
    page table.resize(NUM VIRTUAL PAGES);
    free frames.resize(NUM PHYSICAL FRAMES, true);
    for (int i = 0; i < NUM PHYSICAL FRAMES; ++i) {
       frame table[i] = -1;
  void translate address(int virtual address) {
    time counter++;
    int page number = virtual address / PAGE SIZE;
    int offset = virtual address % PAGE SIZE;
    cout << "Virtual address: " << virtual address
       << " => Page #: " << page number
      << ", Offset: " << offset << endl;
    if (page number < 0 \parallel page number >= NUM VIRTUAL PAGES) {
      cerr << "Error: Invalid page number!" << endl;
      return;
    if (!page table[page number].valid) {
      page faults++;
      cout << "Page fault occurred for page " << page number << endl;</pre>
      int frame = allocate frame();
      if (frame == -1) {
         cout << "No free frames available, performing page replacement..." << endl;
         replace page(page number);
         frame = page table[page number].frame number;
      else {
         page table[page number].valid = true;
         page table[page number].frame number = frame;
         page table[page number].referenced = true;
```

```
page table[page number].last used = time counter;
         frame table[frame] = page number;
         cout << "Loaded page " << page number << " into frame " << frame << endl;
       }
    }
    else {
       page table[page number].referenced = true;
       page table[page number].last used = time counter;
    int physical address = page table[page number].frame number * PAGE SIZE + offset;
    cout << "Physical address: " << physical address << endl;</pre>
  }
  void memory access(int virtual address, bool is write) {
    translate address(virtual address);
    int page number = virtual address / PAGE SIZE;
    if (is write) {
       page table[page number].modified = true;
       cout << "Write operation: Page " << page number << " marked as modified" << endl;
    }
    else {
       cout << "Read operation completed" << endl;</pre>
  }
  void display page table() {
    cout << "\nPage Table:" << endl;</pre>
    cout << setw(10) << "Page #" << setw(10) << "Valid" << setw(10) << "Frame #"
       << setw(10) << "Referenced" << setw(10) << "Modified" << setw(12) << "Last Used"
<< endl;
    for (int i = 0; i < NUM VIRTUAL PAGES; ++i) {
       if (page table[i].valid) {
         cout \ll setw(10) \ll i
            << setw(10) << page table[i].valid
            << setw(10) << page table[i].frame number</pre>
            << setw(10) << page table[i].referenced</pre>
            << setw(10) << page table[i].modified</pre>
            << setw(12) << page table[i].last used << endl;</pre>
```

```
void display frame table() {
    cout << "\nFrame Table:" << endl;</pre>
    cout << setw(10) << "Frame #" << setw(10) << "Page #" << endl;
    for (int i = 0; i < NUM PHYSICAL FRAMES; ++i) {
       if (frame table[i] !=-1) {
         cout \ll setw(10) \ll i \ll setw(10) \ll frame table[i] \ll endl;
    }
  void display stats() {
    cout << "\nStatistics:" << endl;
    cout << "Total page faults: " << page faults << endl;</pre>
    cout << "Page fault rate: " << fixed << setprecision(2)</pre>
       << (static cast<float>(page faults) / time counter * 100) << "%" << endl;
};
int main() {
  random device rd;
  mt19937 gen(rd());
  uniform int distribution ⇔ addr dist(0, VIRTUAL MEMORY SIZE - 1);
  uniform int distribution \Leftrightarrow op dist(0, 1);
  MMU mmu;
  cout << "Paging Simulation (Page Size: " << PAGE SIZE << " bytes)" << endl;
  cout << "Physical Memory: " << PHYSICAL MEMORY SIZE << " bytes ("
    << NUM PHYSICAL FRAMES << " frames)" << endl;
  cout << "Virtual Memory: " << VIRTUAL MEMORY SIZE << " bytes ("
    << NUM VIRTUAL PAGES << " pages)" << endl;
  for (int i = 0; i < 20; ++i) {
    int virtual address = addr dist(gen);
    bool is write = op dist(gen) == 0;
    cout << "\nAccess #" << i + 1 << ": ";
    mmu.memory_access(virtual address, is write);
  }
  mmu.display page table();
  mmu.display frame table();
  mmu.display stats();
  return 0;
```

5. Simulation Results

```
Mem Microsoft Visual Studio Debug Console
Paging Simulation (Page Size: 4096 bytes)
Physical Memory: 65536 bytes (16 frames)
Virtual Memory: 131072 bytes (32 pages)
 ccess #1: Virtual address: 181619 => Page #: 24, Offset: 3315
age fault occurred for page 24
caded page 24 into frame 0
hysical address: 3315
ead operation completed
 ccess #2: Virtual address: 186111 => Page #: 25, Offset: 3711
age fault occurred for page 25
caded page 25 into frame 1
hysical address: 2807
tead operation completed
 ccess #3: Virtual address: 115643 -> Page #: 28, Offset: 955
age fault occurred for page 28
coded page 28 into frame 2
hysical address: 9147
hrte operation: Page 28 marked as modified
  ccess #4: Virtual address: 116197 => Page #: 28, Offset: 1509
hysical address: 9701
ead operation completed
 ccess #5: Virtual address: 74204 => Page #: 18, Offset: 476
age fault occurred for page 18
oaded page 18 into frame 3
Hysical address: 12764
rite operation: Page 18 marked as modified
 ccess #6: Virtual address: 70822 => Page #: 17, Offset: 1190
age fault occurred for page 17
oaded page 17 into frame 4
hysical address: 17574
rite operation: Page 17 marked as modified
 cccss #7: Virtual address: 25318 -> Page #: 6, Offset: 742
age fault occurred for page 6
oaded page 6 into frame 5
hysical address: 21222
tead openation completed
  ccess #8: Virtual address: 116837 => Page #: 28, Offset: 2149
hysical address: 10341
ead operation completed
 ccess #9: Virtual address: 114732 => Page #: 28, Offset: 44
hysical address: 8236
Lead operation completed
  ccess #10: Virtual address: 23704 -> Page #: 5, Offset: 3224
age fault occurred for page 5
oaded page 5 into frame 6
hysical address: 27800
rite operation: Page 5 marked as modified
   ccess #11: Virtual address: 52173 -> Page #: 12, Offset: 3021
age fault occurred for page 12
aaded page 12 Into frame 7
nysical address: 31693
  ccess #12: Virtual address: 95218 => Page #: 23, Offset: 1010
age fault occurred for page 23
aaded page 23 into frame 8
hysical address: 33778
rite operation: Page 23 marked as modified
 cccess #13: Virtual address: 28889 => Page #: 7, Offset: 217
age fault occurred for page 7
oaddd page 7 into frame 9
hysical address: 37081
tead operation completed
   ccess #14: Virtual address: 116385 => Page #: 28, Offset: 1697
nysical address: 9889
ead operation completed
   ccess #15: Virtual address: 90887 -> Page #: 22, Offset: 775
age fault occurred for page 22
added page 22 Into frame 10
nysical address: 41737
rite operation: Page 22 marked as modified
  ccess #16: Virtual address: 82044 -> Page #: 20, Offset: 124
age fault occurred for page 20
aaded page 20 into frame 11
hysical address: 45188
rite operation: Page 20 marked as modified
  ccess #17: Virtual address: 14263 => Page #: 3, Offset: 1975
age fault occurred for page 3
oaded page 3 into frame 12
hysical address: 51127
ead operation completed
```

```
### Access #### Access ### Access
```

Performance Statistics

Metric	Value
Total Memory Accesses	20
Page Faults	12
Page Fault Rate	60.00%

5. Analysis

Strengths

- 1. Realistic Simulation: Models actual paging behavior including:
 - Page faults
 - o Dirty bit handling
 - Address translation

- 2. Efficient Data Structures: Uses arrays instead of maps for frame tracking
- 3. Configurable Parameters: Easy to adjust memory sizes and page size
- **4.** Detailed Statistics: Tracks and displays performance metrics

Limitations

- 1. Simplified LRU: Approximate rather than exact LRU implementation
- 2. No Disk Latency: Simulates disk writes but without timing
- 3. Fixed Access Pattern: Uses random accesses rather than realistic patterns

6. Possible Enhancements

1. Alternative Algorithms:

- o Implement FIFO, Clock, or Optimal replacement
- Add algorithm comparison capability

2. Advanced Features:

- Working set model
- Pre-paging
- Page buffering

3. Improved Visualization:

- o Graphical display of memory state
- o Access pattern animation

4. Performance Metrics:

- Track hit/miss ratios
- Measure effective memory access time

7. Conclusion

This simulation successfully demonstrates fundamental memory management concepts using demand paging with LRU replacement. The implementation provides a clear foundation for understanding virtual memory systems while maintaining simplicity and educational value. The modular design allows for easy extension with additional features and replacement algorithms.

GitHub: git clone https://github.com/MehranDanish2/Memory-Paging-Simulator.git

Author: Mehran Danish

