Skip to content

[None][perf] move packed FP8 scale zeroing into kernel#14358

Closed
liji-nv wants to merge 1 commit into
NVIDIA:feat/deepseek_v4from
liji-nv:codex/fp8-packed-zeroing-kernel
Closed

[None][perf] move packed FP8 scale zeroing into kernel#14358
liji-nv wants to merge 1 commit into
NVIDIA:feat/deepseek_v4from
liji-nv:codex/fp8-packed-zeroing-kernel

Conversation

@liji-nv
Copy link
Copy Markdown
Collaborator

@liji-nv liji-nv commented May 20, 2026

@coderabbitai summary

Description

Test Coverage

PR Checklist

Please review the following before submitting your PR:

  • PR description clearly explains what and why. If using CodeRabbit's summary, please make sure it makes sense.

  • PR Follows TRT-LLM CODING GUIDELINES to the best of your knowledge.

  • Test cases are provided for new code paths (see test instructions)

  • If PR introduces API changes, an appropriate PR label is added - either api-compatible or api-breaking. For api-breaking, include BREAKING in the PR title.

  • Any new dependencies have been scanned for license and vulnerabilities

  • CODEOWNERS updated if ownership changes

  • Documentation updated as needed

  • Update tava architecture diagram if there is a significant design change in PR.

  • The reviewers assigned automatically/manually are appropriate for the PR.

  • Please check this after reviewing the above items as appropriate for this PR.

GitHub Bot Help

To see a list of available CI bot commands, please comment /bot help.

Signed-off-by: Jin Li <59594262+liji-nv@users.noreply.github.com>
@liji-nv
Copy link
Copy Markdown
Collaborator Author

liji-nv commented May 20, 2026

/bot run --add-multi-gpu-test --disable-fail-fast

@tensorrt-cicd
Copy link
Copy Markdown
Collaborator

PR_Github #49418 [ run ] triggered by Bot. Commit: 0a31e9b Link to invocation

@liji-nv liji-nv closed this May 20, 2026
@tensorrt-cicd
Copy link
Copy Markdown
Collaborator

PR_Github #49418 [ run ] completed with state SUCCESS. Commit: 0a31e9b
/LLM/main/L0_MergeRequest_PR pipeline #39065 completed with status: 'FAILURE'

CI Report

⚠️ Action Required:

  • Please check the failed tests and fix your PR
  • If you cannot view the failures, ask the CI triggerer to share details
  • Once fixed, request an NVIDIA team member to trigger CI again

CI Agent Failure Analysis

Link to invocation

mingyangHao added a commit to mingyangHao/TensorRT-LLM that referenced this pull request May 21, 2026
…_dim_uint32 in kernel

The packed-scale kernel previously sized its grid on `m` and assumed
`m_aligned == ceil(m/4)*4` to keep the per-row STG in bounds. If a caller passes a
`scale_leading_dim_uint32` that's larger than `ceil(m/4)*4` (e.g. TMA padding to a
wider alignment), the tail rows `[ceil(m/4)*4, scale_leading_dim_uint32)` are
never visited and read back as uninitialized memory.

Switch the grid sizing to `ceil(scale_leading_dim_uint32 / WarpsPerBlock)` so the
kernel covers the full leading dim of the buffer, and add an `m_idx <
scale_leading_dim_uint32` guard on the store to drop the (≤ 3) rows past the buffer
when the leading dim isn't a multiple of WarpsPerBlock.

Matches @liji-nv's review on NVIDIA#14348 / NVIDIA#14358.

Signed-off-by: Mingyang Hao <mingyangh@nvidia.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants