
CHAPTER 4

(a)
$$T_1 = B'C, T_2 = A'B, T_3 = A + T_1 = A + B'C,$$


 $T_4 = D \oplus T_2 = D \oplus (A'B) = A'BD' + D(A + B') = A'BD' + AD + B'D$
 $F_1 = T_3 + T_4 = A + B'C + A'BD' + AD + B'D$
With $A + AD = A$ and $A + A'BD' = A + BD'$:
 $F_1 = A + B'C + BD' + B'D$
Alternative cover: $F_1 = A + CD' + BD' + B'D$


$$F_2 = T_2 + D' = A'B + D'$$

| ABCD | T_1 | T_2 | T_3 | T_4 | F_1 | F_2 |
|------|-------|-------|-------|-------|-------|-------|
| 0000 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0001 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0010 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0011 | 1 | 0 | 1 | 1 | 1 | 0 |
| 0100 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0101 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0110 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0111 | 0 | 1 | 0 | 0 | 0 | 1 |
| | | | | | | |
| 1000 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1001 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1010 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1011 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1100 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1101 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1110 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1111 | 0 | 0 | 1 | 1 | 1 | 0 |




$$F_1 = A + B'C + B'D + BD'$$





 $F_1 = A + CD' + B'D + BD'$



$$F(A, B, C, D) = ((A'D)'(A' + BC))'$$

$$= A'D + (A' + BC)'$$

$$= A'D + A (BC)'$$

$$= A'D + AB' + AC'$$

$$C_1(A, B, C, D) = ((A'D) (A' + BC))'$$

$$= (A'D)' + (A' + BC)'$$

$$= (A + D') + A (BC)'$$

$$= A + D' + AB' + AC'$$


$$= A (1 + B' + C') + D'$$

$$= A + D'$$

4.3 (a)
$$Y_i = (A_iS' + B_iS)E'$$
 for $i = 0, 1, 2, 3$

(b) 1024 rows and 14 columns

4.4 (a)
$$F(A, B, C) = \Sigma(0, 1, 2, 7)$$



Simplified SOP form:


$$F(A, B, C) = A'C' + A'B' + ABC$$

$$= A'(B' + C') + ABC$$

$$= A'(BC)' + ABC$$

$$= A XNOR (BC)$$

$$=A \bigoplus (BC)$$



(b)
$$F(A, B, C) = \Sigma(1, 3, 5, 7)$$

| A^B | C_{00} | 01 | 11 | 10 |
|-------|----------|----|----|----|
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 |

Simplified SOP form:

$$F(A, B, C) = C$$

F

| х | y | z | A | B | C |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

$$A = \Sigma(2, 5, 6, 7)$$

| x^{1} | $^{\prime Z}$ 00 | 01 | 11 | 10 |
|---------|------------------|----|----|----|
| 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |

$$A = xz + yx'$$

$$B = \Sigma(0, 1, 3, 4, 7)$$

| x^{V} | ^z 00 | 01 | 11 | 10 |
|---------|-----------------|----|----|----|
| 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |


$$=y'z'+yz+x'z$$


$$= (y \bigoplus z) + x'z$$

$$C = \Sigma(1, 4, 6)$$

| x^{\vee} | 2 00 | 01 | 11 | 10 |
|------------|-----------|----|----|----|
| 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 |


$$= xz' + x'y'z$$





$$\label{eq:module Prob_4_6} \begin{split} & \textbf{module} \ \mathsf{Prob}_4_6 \ (\textbf{output} \ \mathsf{F}, \ \textbf{input} \ x, \ y, \ z); \\ & \textbf{assign} \ \mathsf{F} = (x \ \& \ z) \mid (y \ \& \ z) \mid (x \ \& \ y); \\ & \textbf{endmodule} \end{split}$$

4.7 (a)



(b)


```
module Prob_4_7(output w, x, y, z, input A, B, C, D);
  always @ (A, B, C, D)
    case ({A, B, C, D})
        4'b0000:
                      \{w, x, y, z\} = 4'b0000;
        4'b0001:
                       \{w, x, y, z\} = 4b11111;
        4'b0010:
                       \{w, x, y, z\} = 4b1110;
        4'b0011:
                       \{w, x, y, z\} = 4'b1101;
                       \{w, x, y, z\} = 4b1100;
        4'b0100:
        4'b0101:
                       \{w, x, y, z\} = 4'b1011;
        4'b0110:
                       \{w, x, y, z\} = 4b1010;
        4'b0111:
                       \{w, x, y, z\} = 4'b1001;
        4'b1000:
                      \{w, x, y, z\} = 4'b1000;
        4'b1001:
                      \{w, x, y, z\} = 4'b0111;
                       \{w, x, y, z\} = 4b0110;
        4'b1010:
        4'b1011:
                       \{w, x, y, z\} = 4'b0101;
        4'b1100:
                       \{w, x, y, z\} = 4'b0100;
        4'b1101:
                      \{w, x, y, z\} = 4b0011;
        4'b1110:
                       \{w, x, y, z\} = 4'b0010;
        4'b1111:
                      \{w, x, y, z\} = 4'b0001;
    endcase
endmodule
```


Alternative model:

```
\label{eq:module_prob_4_7} \begin{split} & \textbf{module} \ \ Prob_4_7(\textbf{output} \ w, \ x, \ y, \ z, \ \textbf{input} \ A, \ B, \ C, \ D); \\ & \textbf{assign} \ w = A \ \land B); \\ & \textbf{assign} \ x = A \ \land B); \\ & \textbf{assign} \ y = x \ \land C; \\ & \textbf{assign} \ z = y \ \land D; \\ & \textbf{endmodule} \end{split}
```

4.8 (a) The 8-4-2-1 code (Table 1.5) and the BCD code (Table 1.4) are identical for digits 0 - 9.

(b)






f = A'BC' + A'C'D' + A'BD + AB'C'


g = A'CD' + A'B'C' + A'BC' + AB'C'

e = A'CD' + B'C'D'




For a 5-bit 2's complementer with input E and output v:


 $v = E \,\oplus\,\, (A + B + C + D)$



Note: 5-bit output



Note: To decrement the 4-bit number, add -1 to the number. In 2's complement format (add F_h) to the number. An attempt to decrement 0 will assert the borrow bit. For waveforms, see solution to Problem 4.52.



Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

| 0 | 0 | 0 | 0 | | 0 |
|---|---|----|----|----|----|
| 0 | 0 | 1 | 1 | | 1 |
| 0 | 1 | 0 | 1 | | 0 |
| 0 | 1 | 1 | 0 | 0 | |
| 1 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 1 | 0 | 1 | |
| 1 | 1 | 0 | 0 | | 0 |
| 1 | 1 | 1 | 1 | | 1 |
| | у | | | | |
| x | \ | 00 | 01 | 11 | 10 |
| 0 | | 0 | 1 | 0 | 0 |
| 1 | | 1 | 1 | 1 | 0 |


$$Bout = xy' + y'Bin + xBin$$


Diff. =
$$x'(y \oplus Bin)$$

+ $x(y \oplus Bin)$

$$= x \oplus y \oplus Bin$$

Bout =
$$\Sigma(1, 4, 5, 7)$$





4.13 Sum *C V*

- **(a)** 1101 0 1
- **(b)** 0001 1 1
- (c) 0100 1 0

4.14 xor AND OR XOR

$$10 + 5 + 5 + 10 = 30 \text{ ns}$$

4.15
$$C_4 = C_{13} + P_3C_3$$

= $C_{13} + P_3(C_{12} + P_2C_{11} + P_2P_1C_{10} + P_2P_1P_0C_{10})$
= $C_{13}P_3C_{12} + P_3P_2C_{11} + P_3P_2P_1C_{10} + P_3P_2P_1P_0C_0$

$$S_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \bigoplus C_1$$
 Using $S_i = P_i \bigoplus C_i$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$

$$\begin{split} (C'G'_i + p'_i)' &= (C_i + G_i)P_i = G_iP_i + P_iC_i \\ &= A_iB_i(A_i + B_i) + P_iC_i \\ &= A_iB_i + P_iC_i = G_i + P_iC_i \\ &= A_iB_i + (A_i + B_i)C_i = A_iB_i + A_iC_i + B_iC_i = C_{i+1} \\ (P_iG'_i) \oplus C_i &= (A_i + B_i)(A_iB_i)' \oplus C_i = (A_i + Bi)(A'_i + B'_i) \oplus C_i \\ &= (A'_iB_i + A_iB'_i) \oplus C_i = A_i \oplus B_i \oplus C_i = S_i \end{split}$$


(b)


Output of NOR gate =
$$(A_0 + B_0)' = P'_0$$


Output of NAND gate = $(A_0B_0)' = G'_0$
 $S_1 = (P_0G'_0) \oplus C_0$
 $C_1 = (C'_0G'_0 + P'_0)'$ as defined in part (a)

4.17 (a)
$$(C'_iG'_i + P'_i)' = (C_i + G_i)P_i = G_iP_i + P_iC_i = A_iB_i(A_i + B_i) + P_iC_i$$


$$\begin{split} &=A_{i}B_{i}+P_{i}C_{i}=G_{i}+P_{i}C_{i}\\ &=A_{i}B_{i}+(A_{i}+B_{i})C_{i}=A_{i}B_{i}+A_{i}C_{i}+B_{i}C_{i}=C_{i+1}\\ &(P_{i}G'_{i})\oplus C_{i}=(A_{i}+B_{i})(A_{i}B_{i})'\oplus C_{i}=(A_{i}+B_{i})(A'_{i}+B'_{i})\oplus C_{i}\\ &=(A'_{i}B_{i}+A_{i}B'_{i})\oplus C_{i}=A_{i}\oplus B_{i}\oplus C_{i}=S_{i}\\ \textbf{(b)}\\ &\text{Output of NOR gate}=(A_{0}+B_{0})'=P'_{0}\\ &\text{Output of NAND gate}=(A_{0}B_{0})'=G'_{0}\\ &S_{0}=(P_{0}G'_{0})\oplus C_{0}\\ &C_{1}=(C'_{0}G'_{0}+P'_{0})'\quad \text{as defined in part (a)} \end{split}$$








4.20 Combine the following circuit with the 4-bit binary multiplier circuit of Fig. 4.16.



4.21 Two 4-bit numbers are $A_3A_2A_1A_0$ and $B_3B_2B_1B_0$ To Check unequal:




$$x = (A_3 \bigoplus B_3) + (A_2 \bigoplus B_2) + (A_1 \bigoplus B_1) + (A_0 \bigoplus B_0)$$

| | | | XS-3 ABCD 0011 0100 0101 0111 1000 1001 1010 1011 1100 | Binary | | | | | | | | | |
|----|----|-----------------|--|-----------------|-----------------|---|---|----------|-----------------|-----------------|------------------|-----------------|---|
| AB | _ | 00 | 01 | 11 | 10 | 1 | Α | B^{CD} | -00 | -01 | 11 | | 1 |
| | 00 | т ₀ | m ₁ | m_3 | X | | | 00 | M ₀ | \mathbf{X} | m_3 | \mathbf{X} | |
| | 01 | m_4 | m_5 | m_7 | m_6 | | | 01 | m_4 | m_5 | m ₇ 1 | m_{δ} | |
| | 11 | m ₁₂ | т ₁₃ | т ₁₅ | m ₁₄ | B | | 11 | m ₁₂ | т ₁₃ | m ₁₅ | m ₁₄ | |
| A | 10 | m_8 | m_g | m ₁₁ | m ₁₀ | _ | A | 10 | m ₈ | m_g 1 | m_{II} | m ₁₀ | |
| | _ | | | D | 1 | | | _ | | | D | | |
| | | | w = AB | |) | | | | <i>x</i> = | | · B'D' - | + BCD | |
| | | | | | | | | | | y = C | D + C | | |
| | | | | | | | | | | Z | =D' | | |

$$\begin{array}{lll} D0 = A1'A0' = (A1 + A0)' & (NOR) & D0' = (A1'A0')' & (NAND) \\ D1 = A1'A0 = (A1 + A0')' & (NOR) & D1' = (A1'A0)' & (NAND) \end{array}$$

$$D2 = A1A0' = (A1' + A0)'$$
 (NOR) $D2' = (A1A0')'$ (NAND) $D3 = A1A0 = (A1' + A0)'$ (NOR) $D0' = (A1A0)'$ (NAND)



4.24 2421 Decimal [Using Table 1.5]

| ABCD | |
|------|-------|
| 0000 | D_0 |
| 0001 | D_1 |
| 0010 | D_2 |
| 0011 | D_3 |
| 0100 | D_4 |
| 1011 | D_5 |
| 1100 | D_6 |
| 1101 | D_7 |
| 1110 | D_8 |
| 1111 | D9 |

| C | ח | | | |
|----|----------------------------|----------------------------|----------------------------|-------|
| AB | 00 | 01 | 11 | 10 |
| 00 | $D_{\scriptscriptstyle 0}$ | $D_{\scriptscriptstyle 1}$ | D_3 | D_2 |
| 01 | $D_{\scriptscriptstyle 4}$ | - | | - |
| 11 | D_6 | D_7 | D_9 | D_8 |
| 10 | - | - | $D_{\scriptscriptstyle 5}$ | - |

 $D_0 = A'B'C'D'$

 $D_1 = A'C'D$

 $D_2 = A'CD'$

 $D_3 = A'CD$

 $D_4 = A'B$


 $D_5 = AB'$


 $D_6 = AC'D'$

 $D_7 = AC'D$

 $D_8 = ACD'$

 $D_9 = BCD$








4.27
$$F_1(A, B, C) = \Sigma(2, 4, 6)$$

$$F_2(A, B, C) = \Sigma(3, 5, 7)$$

$$F_3(A, B, C) = \Sigma(0, 2, 3, 4, 7)$$










(b)
$$F_1 = z' + xy = \Sigma(0, 2, 4, 6, 7)$$

 $F_2 = yz + x'y + y'z' = \Sigma(0, 2, 3, 4, 7)$
 $F_3 = (x' + y)z + xy'z = \Sigma(0, 2, 5, 6)$




$$\begin{split} x &= D_7 + D_7' \left(D_6 + D_6' \left(D_5 + D_5' \left(D_4 \right) \right) \right) \\ y &= D_7 + D_7' \left(D_6 + D_4' D_5' D_6' \left(D_3 + D_3' \left(D_2 \right) \right) \right) \\ z &= D_7 + D_7' D_6' \left(D_5 + D_5' D_4' \left(D_3 + D_3' D_2' \left(D_1 \right) \right) \right) \end{split}$$





| | | | Inpu | ts | | | | Outputs |
|-------|-------|-------|-------|-------|-------|-------|-------|---------|
| D_0 | D_1 | D_2 | D_3 | D_4 | D_5 | D_6 | D_7 | x y z V |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x x x 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 0 0 1 |
| X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 0 1 1 |
| X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 1 0 1 |
| X | X | X | 1 | 0 | 0 | 0 | 0 | 0 1 1 1 |
| X | X | X | X | 1 | 0 | 0 | 0 | 1 0 0 1 |
| X | X | X | X | X | 1 | 0 | 0 | 1 0 1 1 |
| X | X | X | X | X | X | 1 | 0 | 1 0 0 1 |
| X | X | X | X | X | X | X | 1 | 1 1 1 1 |


If
$$D_2 = 1$$
, $D_6 = 1$, all others = 0
Output $xyz = 100$ and $V = 1$




4.32 (a) $F = \Sigma(0, 2, 5, 8, 10, 14)$

| stndul Mux input line (ABC) Value | | | |
|--|----------------------|--|---|
| Inputs inpu Nalue Nalue | $F = \Sigma(0, 2,)$ | 5, 8, 10, 14) | |
| 000 0 0 0 | $1_{F=D'}$ | -, -,,, | |
| 000 1 0 1 001 0 1 2 001 1 1 3 | $0 \\ 1 \\ 0 F = D'$ | $A = \begin{bmatrix} s_0 \\ s_1 \end{bmatrix}$ | |
| 010 0 2 4 010 1 2 5 | $0 \\ 1 F = D$ | $C \longrightarrow S_2 $ 0 | |
| 011 0 3 6 011 1 3 7 | 0 F = 0 | $D \longrightarrow 2 \longrightarrow XI \longrightarrow Y$ | F |
| 100 0 4 8 100 1 4 9 | $\frac{1}{0}F = D'$ | 3 4 | |
| 101 0 5 10 101 1 5 11 | $\frac{1}{0}F = D'$ | 0 5 6 | |
| 110 0 6 12 110 1 6 13 | 0 F = 0 | 7 | |
| 111 0 7 14 111 1 7 15 | $\frac{1}{0}F = D'$ | | |


(b)







$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$








 $F = \Sigma(0, 1, 2, 4, 7, 9, 10, 14, 15)$

(b)
$$I_0 \quad I_1 \quad I_2 \quad I_3 \quad I_4 \quad I_5 \quad I_6 \quad I_7$$


$$D' \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0$$

$$D \quad 1 \quad 1 \quad 1 \quad 0 \quad D' \quad D' \quad D \quad 0 \quad 0$$




 $F = \Sigma(1, 2, 4, 5, 8, 9, 10, 14)$

4.35 (a)



(b) F = S(1, 2, 5, 7, 8, 10, 11, 13, 15)



4.36

 $\label{eq:module_priority_encoder_gates} \begin{tabular}{ll} \textbf{module} & \textbf{priority}_\textbf{encoder}_\textbf{gates} & \textbf{(output} \ x, \ y, \ V, \ \textbf{input} \ D0, \ D1, \ D2, \ D3); \ \ \textbf{vot} & (D2_\textbf{not}, \ D2); \ \ \textbf{or} & (x, \ D2, \ D3); \ \ \textbf{or} & (V, \ D0, \ D1, \ x); \ \ \textbf{and} & (w1, \ D2_\textbf{not}, \ D1); \ \ \textbf{or} & (y, \ D3, \ w1); \end{tabular}$


endmodule

Note: See Problem 4.45 for testbench)

4.37


module Add_Sub_4_bit (
output [3: 0] S,
output C,
input [3: 0] A, B,

```
input M
);
  wire [3: 0] B_xor_M;
  wire C1, C2, C3, C4;
  assign C = C4;
                    // output carry
  xor (B_xor_M[0], B[0], M);
  xor (B_xor_M[1], B[1], M);
  xor (B_xor_M[2], B[2], M);
  xor (B_xor_M[3], B[3], M);
  // Instantiate full adders
  full_adder FA0 (S[0], C1, A[0], B_xor_M[0], M);
  full_adder FA1 (S[1], C2, A[1], B_xor_M[1], C1);
full_adder FA2 (S[2], C3, A[2], B_xor_M[2], C2);
  full_adder FA3 (S[3], C4, A[3], B_xor_M[3], C3);
endmodule
module full_adder (output S, C, input x, y, z); // See HDL Example 4.2
  wire S1, C1, C2;
  // instantiate half adders
  half_adder HA1 (S1, C1, x, y);
  half_adder HA2 (S, C2, S1, z);
  or G1 (C, C2, C1);
endmodule
module half_adder (output S, C, input x, y);
                                                    // See HDL Example 4.2
  xor (S, x, y);
  and (C, x, y);
endmodule
module t_Add_Sub_4_bit ();
  wire [3: 0] S;
  wire C;
  reg [3: 0] A, B;
  reg M;
  Add_Sub_4_bit M0 (S, C, A, B, M);
  initial #100 $finish;
  initial fork
    #10 M = 0;
    #10 A = 4'hA;
    #10 B = 4'h5;
    #50 M = 1;
    #70 B = 4'h3;
  join
endmodule
```



```
module quad_2x1_mux (
                                        // V2001
                                           // 4-bit data channels
  input [3: 0] A, B,
                                       // enable_bar is active-low)
  input
                  enable_bar, select,
  output
              [3: 0]
                                           // 4-bit mux output
);
  //assign Y = enable_bar ? 0 : (select ? B : A);
                                                          // Grounds output
  assign Y = enable_bar ? 4'bzzzz : (select ? B : A); // Three-state output
endmodule
// Note that this mux grounds the output when the mux is not active.
module t_quad_2x1_mux ();
    reg [3: 0] A, B, C;
                                           // 4-bit data channels
                                           // enable_bar is active-low)
  reg
              enable_bar, select;
                                           // 4-bit mux
  wire [3: 0] Y;
  quad_2x1_mux M0 (A, B, enable_bar, select, Y);
  initial #200 $finish;
  initial fork
    enable_bar = 1;
    select = 1;
    A = 4'hA;
    B = 4'h5;
    #10 \text{ select} = 0;
                         // channel A
    #20 enable_bar = 0;
    #30 A = 4'h0;
    #40 A = 4'hF;
    #50 enable_bar = 1;
                         // channel B
    #60 \text{ select} = 1;
    #70 enable_bar = 0;
    #80 B = 4'h00;
    #90 B = 4'hA;
    #100 B = 4'hF;
    #110 enable_bar = 1;
    #120 select = 0;
    #130 select = 1;
    #140 enable_bar = 1;
  join
endmodule
                                                                     140
      Name
    A[3:0]
                            0
                                              ( 0 ( a
    B[3:0]
    enable_bar
    select
                                     0
                                                                          0
    Y[3:0]
                                          X 5 X 0 X a X f
```

With three-state output:




```
4.39
          // Verilog 1995
          module Compare (A, B, Y);
            input [3: 0] A, B; // 4-bit data inputs.
            output [5: 0] Y;
                                   // 6-bit comparator output.
                    [5: 0] Y;
                                   // EQ, NE, GT, LT, GE, LE
            reg
            always @ (A or B)
             if (A==B)
                               Y = 6'b10_0011;
                                                        // EQ, GE, LE
             else if (A < B)
                               Y = 6'b01_0101;
                                                        // NE, LT, LE
              else
                                   Y = 6'b01_1010;
                                                           // NE, GT, GE
          endmodule
        // Verilog 2001, 2005
          module Compare (input [3: 0] A, B, output reg [5:0] Y);
            always @ (A, B)
             if (A==B)
                               Y = 6'b10_0011;
                                                        // EQ, GE, LE
             else if (A < B)
                               Y = 6'b01_0101;
                                                        // NE, LT, LE
              else
                                   Y = 6'b01_1010;
                                                           // NE, GT, GE
          endmodule
4.40
            module Prob_4_40 (
            output [3: 0] sum_diff, output carry_borrow,
            input [3: 0] A, B, input sel_diff
            );
               always @(sel_diff, A, B)
                                           {carry_borrow, sum_diff} = sel_diff ? A - B : A + B;
          endmodule
          module t_Prob_4_40;
            wire [3: 0] sum_diff;
            wire carry_borrow;
            reg [3:0] A, B;
            reg sel_diff;
            integer I, J, K;
            Prob_4_40 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
            initial #4000 $finish;
            initial begin
              for (I = 0; I < 2; I = I + 1) begin
                 sel_diff = I;
                for (J = 0; J < 16; J = J + 1) begin
                   for (K = 0; K < 16; K = K + 1) begin B = K; #5; end
                 end
               end
```


end

endmodule


```
4.41
```

```
module Prob_4_41 (
  output reg [3: 0] sum_diff, output reg carry_borrow,
  input [3: 0] A, B, input sel_diff
    always @ (A, B, sel_diff)
    {carry_borrow, sum_diff} = sel_diff ? A - B : A + B;
endmodule
module t_Prob_4_41;
  wire [3: 0] sum_diff;
  wire carry_borrow;
  reg [3:0] A, B;
  reg sel_diff;
  integer I, J, K;
  Prob_4_46 M0 ( sum_diff, carry_borrow, A, B, sel_diff);
  initial #4000 $finish;
  initial begin
    for (I = 0; I < 2; I = I + 1) begin
      sel\_diff = I;
      for (J = 0; J < 16; J = J + 1) begin
         A = J;
        for (K = 0; K < 16; K = K + 1) begin B = K; #5; end
      end
    end
  end
endmodule
```





```
4.42
          (a)
          module Xs3_Gates (input A, B, C, D, output w, x, y, z);
            wire
                    B_bar, C_or_D_bar;
            wire
                    CD, C_or_D;
            or (C_or_D, C, D);
            not (C_or_D_bar, C_or_D);
            not (B_bar, B);
            and
                     (CD, C, D);
            not (z, D);
                 (y, CD, C_or_D_bar);
            or
            and
                    (w1, C_or_D_bar, B);
                    (w2, B_bar, C_or_D);
            and
            and
                    (w3, C_or_D, B);
            or (x, w1, w2);
            or
                 (w, w3, A);
          endmodule
          module Xs3_Dataflow (input A, B, C, D, output w, x, y, z);
          assign \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011;
          endmodule
          module Xs3_Behavior_95 (A, B, C, D, w, x, y, z);
            input A, B, C, D;
            output w, x, y, z;
            reg w, x, y, z;
           always @ (A or B or C or D) begin \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011; end
          endmodule
          module Xs3_Behavior_01 (input A, B, C, D, output reg w, x, y, z);
            always @ (A, B, C, D) begin \{w, x, y, z\} = \{A, B, C, D\} + 4'b0011; end
          endmodule
          module t_Xs3_Converters ();
            reg A, B, C, D;
            wire w_Gates, x_Gates, y_Gates, z_Gates;
            wire w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow;
            wire w_Behavior_95, x_Behavior_95, y_Behavior_95, z_Behavior_95;
            wire w_Behavior_01, x_Behavior_01, y_Behavior_01, z_Behavior_01;
            integer k;
            wire [3: 0] BCD_value;
            wire [3: 0] Xs3_Gates = {w_Gates, x_Gates, y_Gates, z_Gates};
            wire [3: 0] Xs3_Dataflow = {w_Dataflow, x_Dataflow, y_Dataflow, z_Dataflow};
```




4.43 Two-channel mux with 2-bit data paths, enable, and three-state output.

```
module ALU (output reg [7: 0] y, input [7: 0] A, B, input [2: 0] Sel);
  always @ (A, B, Sel) begin
    y = 0;
    case (Sel)
       3'b000: y = 8'b0;
       3'b001:y = A \& B;
       3'b010:y = A | B;
       3'b011:y = A ^ B;
       3'b100: y = A + B;
       3'b101:y = A - B;
       3'b110:y = \sim A;
       3'b111:y = 8'hFF;
    endcase
  end
endmodule
module t_ALU ();
  wire[7: 0]y;
  reg [7: 0] A, B;
  reg [2: 0] Sel;
```

```
ALU M0 (y, A, B, Sel);
```

```
initial #200 $finish;
  initial fork
      #5 begin A = 8'hAA; B = 8'h55; end
                                             // Expect y = 8'd0
    #10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end // y = 8'b000 Expect y = 8'd0
    #20 begin Sel = 3'b001; A = 8'hAA; B = 8'hAA; end // y = A & B Expect y = 8'hAA = 8'1010_1010
    #30 begin Sel = 3'b001; A = 8'h55; B = 8'h55; end // y = A & B
                                                                      Expect y = 8'h55 = 8'b0101 0101
    #40 begin Sel = 3'b010; A = 8'h55; B = 8'h55; end // y = A | B
                                                                      Expect y = 8'h55 = 8'b0101_011_0101
    #50 begin Sel = 3'b010; A = 8'hAA; B = 8'hAA; end // y = A | B
                                                                      Expect y = 8'hAA = 8'b1010_1010
    #60 begin Sel = 3'b011; A = 8'h55; B = 8'h55; end // y = A \land B
                                                                      Expect y = 8'd0
    #70 begin Sel = 3'b011; A = 8'hAA; B = 8'h55; end // y = A ^ B
                                                                      Expect y = 8'hFF = 8'b1111_1111
    #80 begin Sel = 3'b100; A = 8'h55; B = 8'h00; end // y = A + B
                                                                      Expect y = 8'h55 = 8'b0101_0111
    #90 begin Sel = 3'b100; A = 8'hAA; B = 8'h55; end // y = A + B
                                                                      Expect y = 8'hFF = 8'b1111_1111
  #110 begin Sel = 3'b101; A = 8'hAA; B = 8'h55; end
                                                       // y = A - B
                                                                      Expect y = 8'h55 = 8'b0101_0111
  #120 begin Sel = 3'b101; A = 8'h55; B = 8'hAA; end
                                                                      Expect y = 8'hab = 8'b1010_1011
                                                       // y = A - B
  #130 begin Sel = 3'b110; A = 8'hFF; end
                                                        // y = ~A
                                                                      Expect y = 8'd0
  #140 begin Sel = 3'b110; A = 8'd0; end
                                                    // y = -A
                                                                  Expect y = 8'hFF = 8'b1111_1111
                                                        // y = ~A
  #150 begin Sel = 3'b110; A = 8'hFF; end
                                                                      Expect y = 8'd0
  #160 begin Sel = 3'b111;
                                                        // y = 8'hFF
                                                                      Expect y = 8'hFF = 8'b1111_1111
  join
endmodule
```




Note that the subtraction operator performs 2's complement subtraction. So 8'h55 - 8'hAA adds the 2's complement of 8'hAA to 8'h55 and gets 8'hAB. The sign bit is not included in the model, but hand calculation shows that the 9^{th} bit is 1, indicating that the result of the operation is negative. The magnitude of the result can be obtained by taking the 2's complement of 8'hAB.

4.45

```
module priority_encoder_beh (output reg X, Y, V, input D0, D1, D2, D3); // V2001
  always @ (D0, D1, D2, D3) begin
    X = 0;
    Y = 0:
    V = 0;
    casex ({D0, D1, D2, D3})
      4'b0000:
                 {X, Y, V} = 3bxx0;
      4'b1000:
                 \{X, Y, V\} = 3b001;
      4'bx100:
                 \{X, Y, V\} = 3b011;
      4'bxx10:
                 \{X, Y, V\} = 3b101;
      4'bxxx1:
                 \{X, Y, V\} = 3b111;
       default:
                 {X, Y, V} = 3b000;
    endcase
  end
endmodule
```

module t_priority_encoder_beh (); // V2001

```
\label{eq:wire_X, Y, V;} \begin{subarray}{ll} wire_X, Y, V; \\ reg_D0, D1, D2, D3; \\ integer_k; \\ priority_encoder_beh_M0_(X, Y, V, D0, D1, D2, D3); \\ initial_{200} finish; \\ initial_{200} finish; \\ initial_{200} for_{200} finish; \\ initial_{200} finish; \\ in
```



```
4.46 (a)
```

 $F = \Sigma(0, 2, 5, 7, 11, 14)$ See code below.

(b) From prob 4.32:

```
F = \Pi (3, 8, 12) = (A' + B' + C + D)(A + B' + C' + D')(A + B + C' + D')
F' = ABC'D' + A'B'CD + A'B'CD = \Sigma(12, 7, 3)
F = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 10, 11, 13, 14, 15)
```

 $\begin{array}{l} \textbf{module} \ \ Prob_4_46a \ \ (\textbf{output} \ F, \ \textbf{input} \ A, \ B, \ C, \ D); \\ \textbf{assign} \ \ F = (-A\&-B\&-C\&-D) \ | \ \ (-A\&-B\&-D) \ | \ \ (-A\&-B\&-D\&-D) \ | \ \ (-A\&-DB) \ | \$


module t_Prob_4_46a (); **wire** F_a, F_b; **reg** A, B, C, D;

integer k;


Prob_4_46a M0 (F_a, A, B, C, D); Prob_4_46b M1 (F_b, A, B, C, D);

initial #200 \$finish; initial begin

```
\begin{array}{ll} k=0;\\ \#10\;\text{repeat}\;(15)\;\text{begin}\;\{A,\,B,\,C,\,D\}=k;\\ \mbox{ $\#10$ }k=k+1;\;\text{end}\\ \mbox{end}\\ \mbox{endmodule} \end{array}
```



```
module Add_Sub_4_bit_Dataflow (
                     S,
  output [3: 0]
  output
              C, V,
  input [3: 0]
                     A, B,
  input
              M
);
                  C3;
      wire
  assign \{C3, S[2: 0]\} = A[2: 0] + (\{M, M, M\} \land B[2: 0]) + M;
  assign \{C, S[3]\} = A[3] + M \land B[3] + C3;
  assign V = C \land C3;
endmodule
module t_Add_Sub_4_bit_Dataflow ();
  wire [3: 0] S;
  wire C, V;
  reg [3: 0] A, B;
  reg M;
  Add_Sub_4_bit_Dataflow M0 (S, C, V, A, B, M);
  initial #100 $finish;
  initial fork
    #10 M = 0;
    #10 A = 4'hA;
    #10 B = 4'h5;
    #50 M = 1;
    #70 B = 4'h3;
  join
endmodule
```



```
module ALU_3state (output [7: 0] y_tri, input [7: 0] A, B, input [2: 0] Sel, input En);
  reg [7: 0] y;
  assign y_tri = En ? y: 8'bz;
  always @ (A, B, Sel) begin
    y = 0;
    case (Sel)
      3'b000: y = 8'b0;
      3'b001:y = A \& B;
      3'b010:y = A \mid B;
      3'b011: y = A ^ B;
      3'b100: y = A + B;
      3'b101:y = A - B;
      3'b110: y = ~A;
      3'b111:y = 8'hFF;
    endcase
  end
endmodule
module t_ALU_3state ();
  wire[7: 0] y;
  reg [7: 0] A, B;
  reg [2: 0] Sel;
  reg En;
  ALU_3state M0 (y, A, B, Sel, En);
initial #200 $finish;
  initial fork
      #5 En = 1;
      #5 begin A = 8'hAA; B = 8'h55; end
                                             // Expect y = 8'd0
    #10 begin Sel = 3'b000; A = 8'hAA; B = 8'h55; end // y = 8'b000 Expect y = 8'd0
    #20 begin Sel = 3'b001; A = 8'hAA; B = 8'hAA; end // y = A & B Expect y = 8'hAA = 8'1010_1010
    #30 begin Sel = 3'b001; A = 8'h55; B = 8'h55; end // y = A & B Expect y = 8'h55 = 8'b0101_0101
    #40 begin Sel = 3'b010; A = 8'h55; B = 8'h55; end // y = A | B Expect y = 8'h55 = 8'b0101_0101
    #50 begin Sel = 3'b010; A = 8'hAA; B = 8'hAA; end // y = A | B Expect y = 8'hAA = 8'b1010_1010
    #60 begin Sel = 3'b011; A = 8'h55; B = 8'h55; end // y = A ^ B
                                                                      Expect y = 8'd0
    #70 begin Sel = 3'b011; A = 8'hAA; B = 8'h55; end // y = A ^ B
                                                                      Expect y = 8'hFF = 8'b1111_1111
    #80 begin Sel = 3'b100; A = 8'h55; B = 8'h00; end // y = A + B
                                                                      Expect y = 8'h55 = 8'b0101_011
    #90 begin Sel = 3'b100; A = 8'hAA; B = 8'h55; end // y = A + B
                                                                      Expect y = 8'hFF = 8'b1111_1111
    #100 En = 0;
    #115 En = 1;
#110 begin Sel = 3'b101; A = 8'hAA; B = 8'h55; end // y = A - B Expect y = 8'h55 = 8'b0101_0101
  #120 begin Sel = 3'b101; A = 8'h55; B = 8'hAA; end // y = A - B
                                                                      Expect y = 8'hab = 8'b1010_1011
  #130 begin Sel = 3'b110; A = 8'hFF; end
                                                        // y = \sim A
                                                                      Expect y = 8'd0
  #140 begin Sel = 3'b110; A = 8'd0; end
                                                    // y = \sim A
                                                                   Expect y = 8'hFF = 8'b1111_1111
```

```
#150 begin Sel = 3'b110; A = 8'hFF; end
                                                                      // y = \sim A
                                                                                     Expect y = 8'd0
             #160 begin Sel = 3'b111;
                                                                      // y = 8'hFF
                                                                                     Expect y = 8'hFF = 8'b1111_1111
                                            end
             join
           endmodule
4.49
           // See Problem 4.1
           module Problem_4_49_Gates (output F1, F2, input A, B, C, D);
             wire A bar = !A:
             wire B_bar = !B;
             and (T1, B_bar, C);
             and (T2, A_bar, B);
             or (T3, A, T1);
             xor (T4, T2, D);
             or (F1, T3, T4);
             or (F2, T2, D);
           endmodule
           module Problem_4_49_Boolean_1 (output F1, F2, input A, B, C, D);
             wire A_bar = !A;
             wire B_bar = !B;
             wire T1 = B_bar && C;
             wire T2 = A_bar && B;
             wire T3 = A || T1;
             wire T4 = T2 ^D;
             assign F1 = T3 || T4;
             assign F2 = T2 || D;
           endmodule
           module Problem_4_49_Boolean_2(output F1, F2, input A, B, C, D);
             assign F1 = A || (!B && C) || (B && (!D)) || (!B && D);
             assign F2 = ((!A) \&\& B) || D;
           endmodule
           module t_Problem_4_49;
             reg A, B, C, D;
             wire F1_Gates, F2_Gates;
             wire F1_Boolean_1, F2_Boolean_1;
             wire F1_Boolean_2, F2_Boolean_2;
             Problem_4_48_Gates
                                        M0 (F1_Gates, F2_Gates, A, B, C, D);
             Problem_4_48_Boolean_1
                                        M1 (F1_Boolean_1, F2_Boolean_1, A, B, C, D);
             Problem_4_48_Boolean_2
                                        M2 (F1_Boolean_2, F2_Boolean_2, A, B, C, D);
             initial #100 $finish;
             integer K;
             initial begin
               for (K = 0; K < 16; K = K + 1) begin \{A, B, C, D\} = K; #5; end
             end
           endmodule
4.50
         (a) 84-2-1 to BCD code converter
         // See Problem 4.8 and Table 1.5.
         // Verilog 1995
         // module Prob_4_50a (Code_BCD, Code84_m2_m1);
         // output [3: 0] Code_BCD;
         // input [3:0];
         // reg [3: 0] Code_BCD;
        // Verilog 2001, 2005
         module Prob_4_50a (output reg [3: 0] Code_BCD, input [3: 0] Code_84_m2_m1);
```

```
always @ (Code_84_m2_m1)
                                    // always @ (A or B or C or D)
     case (Code_84_m2_m1)
       4'b0000: Code_BCD = 4'b0000;
                                          // 0
       4'b0111: Code_BCD = 4'b0001;
                                          // 1
                                          // 2
       4'b0110: Code_BCD = 4'b0010;
       4'b0101: Code_BCD = 4'b0011;
                                          // 3
       4'b0100: Code_BCD = 4'b0100;
                                          // 4
       4'b1011: Code_BCD = 4'b0101;
                                          // 5
       4'b1010: Code_BCD = 4'b0110;
                                          // 6
       4'b1001: Code_BCD = 4'b0111;
                                          // 7
       4'b1000: Code_BCD = 4'b1000;
                                          // 8
       4'b1111: Code_BCD = 4'b1001;
                                          // 9
       4'b0001: Code_BCD = 4'b1010;
                                          // 10
       4'b0010: Code_BCD = 4'b1011;
                                          // 11
       4'b0011: Code BCD = 4'b1100;
                                          // 12
                                          // 13
       4'b1100: Code_BCD= 4'b1101;
       4'b1101: Code_BCD = 4'b1110;
                                          // 14
       4'b1110: Code_BCD = 4'b1111;
                                          // 15
     endcase
 endmodule
 module t_Prob_4_50a;
   wire [3: 0] Code_BCD;
   reg [3: 0]; Code_84_m2_m1;
   integer K;
   Prob_4_50a M0 ( Code_BCD, Code_84_m2_m1); // Unit under test (UUT)
   initial #100 $finish;
   initial begin
     for (K = 0; K < 16; K = K + 1) begin Code_84_m2_m1 = K; #5; end
   end
 endmodule
(b)
      84-2-1 to Gray code converter
 module Prob_4_50b (output reg [3: 0] Code_BCD, input [3: 0] Code_84_m2_m1);
   always @ (Code_84_m2_m1)
     case (Code_84_m2_m1)
       4'b0000: Code_Gray = 4'b0000;
                                          // 0
       4'b0111: Code_Gray = 4'b0001;
                                          // 1
       4'b0110: Code_Gray = 4'b0011;
                                          // 2
       4'b0101: Code Gray = 4'b0010;
                                          // 3
                                          // 4
       4'b0100: Code_Gray = 4'b0110;
       4'b1011: Code_Gray = 4'b0111;
                                          // 5
       4'b1010: Code_Gray = 4'b0101;
                                          // 6
       4'b1001: Code_Gray = 4'b0100;
                                          // 7
       4'b1000: Code_Gray = 4'b1100;
                                          // 8
       4'b1111: Code_Gray = 4'b1101;
                                          // 9
                                          // 10
       4'b0001: Code_Gray = 4'b1111;
       4'b0010: Code_Gray = 4'b1110;
                                          // 11
       4'b0011: Code_Gray = 4'b1010;
                                          // 12
       4'b1100: Code_Gray= 4'b1011;
                                          // 13
       4'b1101: Code Gray = 4'b1001;
                                          // 14
       4'b1110: Code_Gray = 4'b1000;
                                          // 15
     endcase
 endmodule
```

4.51 Assume that that the LEDs are asserted when the output is high.

```
module Seven_Seg_Display_V2001 ( output reg [6: 0] Display,
  input
               [3: 0] BCD
);
  //
                        abc_defg
  parameter BLANK
                         = 7'b000_0000;
  parameter ZERO
                         = 7'b111_1110;
                                             // h7e
                         = 7'b011_0000;
  parameter ONE
                                             // h30
  parameter TWO
                         = 7'b110_1101;
                                             // h6d
  parameter THREE
                         = 7'b111_1001;
                                             // h79
  parameter FOUR
                         = 7'b011_0011;
                                             // h33
  parameter FIVE
                         = 7'b101_1011;
                                             // h5b
  parameter SIX
                         = 7'b101_1111;
                                             // h5f
  parameter SEVEN
                         = 7'b111_0000;
                                             // h70
                         = 7'b111_1111;
  parameter EIGHT
                                             // h7f
                          = 7'b111_1011;
  parameter NINE
                                             // h7b
  always @ (BCD)
    case (BCD)
             Display = ZERO;
      0:
      1:
             Display = ONE;
             Display = TWO;
      2:
      3:
             Display = THREE;
      4:
             Display = FOUR;
      5:
             Display = FIVE;
             Display = SIX;
      6:
      7:
             Display = SEVEN;
      8:
             Display = EIGHT;
             Display = NINE;
      g.
      default:
                Display = BLANK;
  endcase
endmodule
module t_Seven_Seg_Display_V2001 ();
  wire [6: 0] Display;
  reg [3: 0] BCD;
  parameter BLANK
                         = 7'b000_0000;
                         = 7'b111_1110;
  parameter ZERO
                                             // h7e
                         = 7'b011_0000;
  parameter ONE
                                             // h30
  parameter TWO
                         = 7'b110_1101;
                                             // h6d
  parameter THREE
                          = 7'b111_1001;
                                             // h79
  parameter FOUR
                          = 7'b011_0011;
                                             // h33
```

```
parameter FIVE
                          = 7'b101_1011;
                                             // h5b
                          = 7'b001_1111;
                                             // h1f
  parameter SIX
  parameter SEVEN
                          = 7'b111 0000;
                                             // h70
  parameter EIGHT
                          = 7'b111_1111;
                                             // h7f
  parameter NINE
                          = 7'b111_1011;
                                             // h7b
  initial #120 $finish;
  initial fork
    #10 BCD = 0:
    #20 BCD = 1;
    #30 BCD = 2;
    #40 BCD = 3;
    #50 BCD = 4;
    #60 BCD = 5:
    #70 BCD = 6;
    #80 BCD = 7;
    #90 BCD = 8;
    #100 BCD = 9;
  join
  Seven_Seg_Display_V2001 M0 (Display,
                                          BCD);
endmodule
                                             60
                                                                       120
       Name
     BCD[3:0]
                            1 / 2
                                         4 X 5 X 6 X
                                6d \ 79 \ 33 \ 5b \
     Display[6:0]
                       7b
```

Alternative with continuous assignments (dataflow):

```
module Seven_Seg_Display_V2001_CA (
               [6: 0] Display,
  output
  input
               [3: 0] BCD
);
                           abc_defg
               BLANK
  parameter
                         = 7'b000_0000;
                         = 7'b111_1110;
               ZERO
                                              // h7e
  parameter
                                              // h30
  parameter
               ONE
                         = 7'b011 0000;
               TWO
                         = 7'b110_1101;
                                              // h6d
  parameter
  parameter
               THREE
                         = 7'b111_1001;
                                              // h79
                                              // h33
               FOUR
                         = 7'b011_0011;
  parameter
   parameter FIVE
                         = 7'b101_1011;
                                              // h5b
  parameter
               SIX
                         = 7'b101_1111;
                                              // h5f
               SEVEN
                         = 7'b111_0000;
                                              // h70
  parameter
                         = 7'b111_1111;
                                              // h7f
  parameter
               EIGHT
                                              // h7b
  parameter
              NINE
                         = 7'b111 1011;
  wire
           A, B, C, D, a, b, c, d, e, f, g;
  assign A = BCD[3];
  assign B = BCD[2];
  assign C = BCD[1];
  assign D = BCD[0];
  assign Display = {a,b,c,d,e,f,g};
           a = (-A)&C \mid (-A)&B&D \mid (-B)&(-C)&(-D) \mid A & (-B)&(-C);
           b = (-A)\&(-B) \mid (-A)\&(-C)\&(-D) \mid (-A)\&C\&D \mid A\&(-B)\&(-C);
```


Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

```
assign c = (-A)\&B \mid (-A)\&D \mid (-B)\&(-C)\&(-D) \mid A\&(-B)\&(-C);
          assign \ d = (-A) \& C \& (-D) \ | \ (-A) \& (-B) \& C \ | \ (-B) \& (-C) \& (-D) \ | \ A \& (-B) \& (-C) \ | \ (-A) \& B \& (-C) \& D;
          assign e = (-A)\&C\&(-D) | (-B)\&(-C)\&(-D);
          assign f = (-A) \& B \& (-C) | (-A) \& (-C) \& (-D) | (-A) \& B \& (-D) | A \& (-B) \& (-C);
          assign g = (-A)\&C\&(-D) | (-A)\&(-B)\&C | (-A)\&B\&(-C) | A&(-B)\&(-C);
        endmodule
        module t_Seven_Seg_Display_V2001_CA ();
          wire [6: 0] Display;
          req
                   [3: 0] BCD;
          parameter BLANK
                                    = 7'b000_0000;
          parameter ZERO = 7'b111_1110;
                                                     // h7e
          parameter ONE
                                 = 7'b011_0000;
                                                     // h30
          parameter
                       TWO
                                 = 7'b110_1101;
                                                     // h6d
          parameter THREE = 7'b111_1001;
                                                     // h79
          parameter FOUR = 7'b011_0011;
                                                     // h33
            parameter FIVE
                                = 7'b101_1011;
                                                     // h5b
          parameter SIX
                                 = 7'b001_1111;
                                                     // h1f
          parameter SEVEN = 7'b111_0000;
                                                     // h70
          parameter EIGHT = 7'b111_1111;
                                                     // h7f
          parameter NINE
                                                     // h7b
                                 = 7'b111_1011;
          initial #120 $finish;
          initial fork
            #10 BCD = 0;
            #20 BCD = 1;
            #30 BCD = 2;
            #40 BCD = 3;
            #50 BCD = 4:
            #60 BCD = 5:
            #70 BCD = 6;
            #80 BCD = 7;
            #90 BCD = 8;
            #100 BCD = 9;
          join
          Seven_Seg_Display_V2001_CA M0 (Display, BCD);
        endmodule
4.52 (a) Incrementer for unsigned 4-bit numbers
          module Problem_4_52a_Data_Flow (output [3: 0] sum, output carry, input [3: 0] A);
            assign {carry, sum} = A + 1;
          endmodule
          module t_Problem_4_52a_Data_Flow;
            wire [3: 0]
                          sum;
            wire
                          carry;
            reg [3: 0] A;
            Problem_4_52a_Data_Flow M0 (sum, carry, A);
            initial # 100 $finish;
            integer K;
            initial begin
              for (K = 0; K < 16; K = K + 1) begin A = K; #5; end
```

end endmodule

(b) Decrementer for unsigned 4-bit numbers

```
module Problem_4_52b_Data_Flow
                                     (output [3: 0] diff, output borrow, input [3: 0] A);
  assign {borrow, diff} = A - 1;
endmodule
module t_Problem_4_52b_Data_Flow;
  wire [3: 0]
                   diff;
  wire
                   borrow;
  reg [3: 0]
               A;
  Problem_4_52b_Data_Flow M0 (diff, borrow, A);
  initial # 100 $finish;
  integer K;
  initial begin
    for (K = 0; K < 16; K = K + 1) begin A = K; #5; end
  end
endmodule
```



```
4.53 // BCD Adder
      module Problem_4_53_BCD_Adder (
         output
                    Output_carry,
         output [3: 0] Sum,
                       Addend, Augend,
         input [3: 0]
                    Carry_in);
         input
         supply0
                    gnd;
         wire [3: 0] Z_Addend;
         wire
                       Carry_out;
         wire
                       C_out;
         assign Z_Addend = {1'b0, Output_carry, Output_carry, 1'b0};
        wire [3: 0] Z_sum;
        and (w1, Z_sum[3], Z_sum[2]);
         and (w2, Z_sum[3], Z_sum[1]);
        or (Output_carry, Carry_out, w1, w2);
         Adder_4_bit M0 (Carry_out, Z_sum, Addend, Augend, Carry_in);
         Adder_4_bit M1 (C_out, Sum, Z_Addend, Z_sum, gnd);
      endmodule
      module Adder_4_bit (output carry, output [3:0] sum, input [3:0] a, b, input c_in);
         assign {carry, sum} = a + b + c_in;
      endmodule
```

```
module t_Problem_4_53_Data_Flow;
         wire [3: 0] Sum;
         wire
                        Output_carry;
         reg [3: 0]
                     Addend, Augend;
         reg
                     Carry_in;
         Problem_4_53_BCD_Adder M0 (Output_carry, Sum, Addend, Augend, Carry_in);
         initial # 1500 $finish;
         integer i, j, k;
         initial begin
           for (i = 0; i \le 1; i = i + 1) begin Carry_in = i; #5;
             for (j = 0; j \le 9; j = j + 1) begin Addend = j; #5;
               for (k = 0; k \le 9; k = k + 1) begin Augend = k; #5;
              end
            end
           end
         end
       endmodule
           Name I 68
                                                                                            188
       Addend[3:0]
       Augend[3:0]
                            4 | 5 | 6 | 7
                                                  0 1 2 3 4 5 6 7 8
                                                                                          2 / 3 /
         Carry in
                               6 (7 (8 (9 (0 (1 (2 (3 (4 (5 (6 (7 (8 (9 (0 (1 (2 (3 (4 (5 (6 (7 (8 (9 (0 (1 (2 (3 (4 (5 (6 (7 (
         Sum[3:0]
       Output_carry
4.54
          (a) 9s Complement of BCD
          module Nines_Complementer (
                                                    // V2001
                           [3: 0] Word_9s_Comp,
            output reg
                           [3: 0] Word_BCD
            input
            always @ (Word_BCD) begin
              Word_9s\_Comp = 4'b0;
              case (Word_BCD)
                           Word_9sComp = 4'b1001;
                                                           // 0 to 9
                 4'b0000:
                 4'b0001:
                           Word_9s_Comp = 4'b1000;
                                                           // 1 to 8
                 4'b0010:
                           Word_9s_Comp = 4'b0111;
                                                           // 2 to 7
                 4'b0011:
                           Word_9s\_Comp = 4'b0110;
                                                           // 3 to 6
                           Word_9s_Comp = 4'b0101;
                 4'b0100:
                                                           // 4 to 5
                 4'b0101:
                           Word_9s\_Comp = 4'b0100;
                                                           // 5 to 4
                 4'b0110:
                           Word_9s\_Comp = 4'b0011;
                                                           // 6 to 3
                 4'b0111:
                           Word_9s_Comp = 4'b0010;
                                                           // 7 to 2
                 4'b1000:
                           Word_9s_Comp = 4'b0001;
                                                           // 8 to 1
                 4'b1001:
                           Word_9s_Comp = 4'b0000;
                                                           // 9 to 0
                 default:Word_9s_Comp = 4'b1111;
                                                       // Error detection
              endcase
            end
```

Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

endmodule

wire

module t_Nines_Complementer ();


Word_9s_Comp;

Nines_Complementer M0 (Word_9s_Comp, Word_BCD);

[3: 0]

initial #11\$finish;

reg [3: 0] Word_BCD;



(b) 9s complement of Gray Code

```
// V2001
module Nines_Complementer (
                [3: 0] Word_9s_Comp.
  output reg
  input
                [3: 0] Word_Gray
  always @ (Word_Gray) begin
    Word_9s\_Comp = 4'b0;
    case (Word_BCD)
      4'b0000:
               Word_9s_Comp = 4'b1101;
                                             // 0 to 9
      4'b0001:
               Word_9s\_Comp = 4'b1100;
                                             // 1 to 8
               Word_9s_Comp = 4'b0100;
      4'b0010:
                                             // 2 to 7
      4'b0011:
                Word_9s_Comp = 4'b0101;
                                             // 3 to 6
               Word_9s_Comp = 4'b0111;
                                             // 4 to 5
      4'b0100:
               Word_9s_Comp = 4'b0110;
                                             // 5 to 4
      4'b0101:
      4'b0110:
               Word_9s_Comp = 4'b0010;
                                             // 6 to 3
      4'b0111:
               Word_9s_Comp = 4'b0011;
                                             // 7 to 2
      4'b1000:
               Word_9s_Comp = 4'b0001;
                                             // 8 to 1
      4'b1001: Word_9s_Comp = 4'b0000;
                                             // 9 to 0
      default:Word_9s_Comp = 4'b1111;
                                          // Error detection
    endcase
  end
endmodule
module t_Nines_Complementer ();
         [3: 0]
                   Word_9s_Comp;
  reg [3: 0] Word_Gray;
  Nines_Complementer M0 (Word_9s_Comp, Word_Gray);
  initial #11$finish;
  initial fork
           Word_Gray = 0;
    #10 Word_Gray = 1;
    #20 Word_Gray = 2;
    #30 Word_Gray = 3;
    #40 Word_Gray = 4;
```

```
#50 Word_Gray = 5;

#60 Word_Gray = 6;

#70 Word_Gray = 7;

#20 Word_Gray = 8;


#90 Word_Gray = 9;

#100 Word_Gray = 4'b1100; // Confirm error detection

join


endmodule
```

4.55 From Problem 4.19:




```
// BCD Adder - Subtractor
module Problem_4_55_BCD_Adder_Subtractor (
  output [3: 0]
                  BCD_Sum_Diff,
                Carry_Borrow,
  output
  input [3: 0]
                B, A,
  input
                Mode
  wire [3: 0] Word_9s_Comp, mux_out;
  Nines_Complementer
                         M0 (Word_9s_Comp, B);
  Quad_2_x_1_mux
                         M2 (mux_out, Word_9s_Comp, B, Mode);
                         M1 (Carry_Borrow, BCD_Sum_Diff, mux_out, A, Mode);
  BCD_Adder
endmodule
module Nines_Complementer (
                                      // V2001
  output reg
               [3: 0] Word_9s_Comp,
  input
               [3: 0] Word_BCD
  always @ (Word_BCD) begin
    Word_9s_Comp = 4'b0;
    case (Word_BCD)
                                            // 0 to 9
      4'b0000:
               Word_9s_Comp = 4'b1001;
      4'b0001: Word_9s_Comp = 4'b1000;
                                            // 1 to 8
               Word_9s_Comp = 4'b0111;
                                            // 2 to 7
      4'b0010:
               Word_9s_Comp = 4'b0110;
                                            // 3 to 6
      4'b0011:
               Word_9s_Comp = 4'b1001;
      4'b0100:
                                            // 4 to 5
      4'b0101:
               Word_9s_Comp = 4'b0100;
                                            // 5 to 4
      4'b0110:
               Word_9s\_Comp = 4'b0011;
                                            // 6 to 3
      4'b0111: Word_9s_Comp = 4'b0010;
                                            // 7 to 2
```

```
// 8 to 1
      4'b1000: Word_9s_Comp = 4'b0001;
      4'b1001: Word_9s_Comp = 4'b0000;
                                              // 9 to 0
      default:
                Word_9s_Comp = 4'b11111;
                                                  // Error detection
    endcase
  end
endmodule
module Quad_2_x_1_mux (output reg [3: 0] mux_out, input [3: 0] b, a, input select);
  always @ (a, b, select)
    case (select)
      0: mux_out = a;
      1: mux_out = b;
    endcase
endmodule
module BCD_Adder (
  output
                Output_carry,
  output [3:0] Sum,
  input [3: 0] Addend, Augend,
                Carry_in);
  input
  supply0
                gnd;
         [3: 0] Z_Addend;
  wire
  wire
                 Carry_out;
  wire
                    C_out;
  assign Z_Addend = {1'b0, Output_carry, Output_carry, 1'b0};
  wire [3: 0] Z_sum;
  and (w1, Z_sum[3], Z_sum[2]);
  and (w2, Z_sum[3], Z_sum[1]);
  or (Output_carry, Carry_out, w1, w2);
  Adder_4_bit M0 (Carry_out, Z_sum, Addend, Augend, Carry_in);
  Adder_4_bit M1 (C_out, Sum, Z_Addend, Z_sum, gnd);
endmodule
module Adder_4_bit (output carry, output [3:0] sum, input [3: 0] a, b, input c_in);
  assign {carry, sum} = a + b + c_in;
endmodule
module t_Problem_4_55_BCD_Adder_Subtractor();
  wire
          [3: 0] BCD_Sum_Diff;
  wire
                Carry_Borrow;
  reg [3: 0] B, A;
  reg
  Problem 4 55 BCD Adder Subtractor M0 (BCD Sum Diff, Carry Borrow, B, A, Mode);
  initial #1000 $finish;
  integer J, K, M;
  initial begin
    for (M = 0; M < 2; M = M + 1) begin
      for (J = 0; J < 10; J = J + 1) begin
        for (K = 0; K < 10; K = K + 1) begin
         A = J; B = K; Mode = M; #5;
       end
      end
    end
  end
endmodule
```




Note: For subtraction, Carry_Borrow = 1 indicates a positive result; Carry_Borrow = 0 indicates a negative result.



```
4.56
        assign match = (A == B); // Assumes reg [3: 0] A, B;
4.57
        // Priority encoder (See Problem 4.29)
        // Caution: do not confuse logic value x with identifier x.
        // Verilog 1995
        module Prob_4_57 (x, y, v, D3, D2, D1, D0);
        output x, y, v;
        input
                 D3, D2, D1, D0;
        reg
                 x, y, v;
        // Verilog 2001, 2005
        module Prob_4_57 (output reg x, y, v, input D3, D2, D1, D0);
         always @ (D3, D2, D1, D0) begin // always @ (D3 or D2 or D1 or D0)
             x = 0:
             y = 0;
             v = 0;
```

Digital Design With An Introduction to the Verilog HDL – Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

```
casex ({D3, D2, D1, D0})
                4'b0000: \{x, y, v\} = 3'bxx0;
                4'bxxx1: \{x, y, v\} = 3'b001;
                4'bxx10: \{x, y, v\} = 3'b011;
                4'bx100: \{x, y, v\} = 3'b101;
                4'b1000: \{x, y, v\} = 3'b110;
             endcase
           end
         endmodule
         module t_Prob_4_57;
           wire
                     x, y, v;
           reg
                     D3, D2, D1, D0;
           integer K;
           Prob_4_57 M0 (x, y, v, D3, D2, D1, D0);
           initial #100 $finish;
           initial begin
             for (K = 0; K < 16; K = K + 1) begin \{D3, D2, D1, D0\} = K; #5; end
           end
         endmodule
4.58
          (a)
          //module shift_right_by_3_V2001 (output [31: 0] sig_out, input [31: 0] sig_in);
           // assign sig_out = sig_in >>> 3;
          //endmodule
          module shift_right_by_3_V1995 (output reg [31: 0] sig_out, input [31: 0] sig_in);
             always @ (sig_in)
               sig_out = {sig_in[31], sig_in[31], sig_in[31], sig_in[31: 3]};
          endmodule
          module t_shift_right_by_3 ();
             wire [31: 0] sig_out_V1995;
             wire [31: 0] sig_out_V2001;
             reg [31: 0] sig_in;
             //shift_right_by_3_V2001 M0 (sig_out_V2001, sig_in);
             shift_right_by_3_V1995 M1 (sig_out_V1995, sig_in);
             integer k;
             initial #1000 $finish;
             initial begin
               sig_in = 32'hf000_0000;
               #100 \text{ sig\_in} = 32\text{'h8fff\_ffff};
               #500 \text{ sig\_in} = 32'h0fff\_ffff;
             end
          endmodule
                      Name | 609
                                                   619
                                                                            629
                                                                                                    639
                  sig_in[31:0]
                                                         sig_out_V1995[31:0]
                                                         0000000111111111111111111111111111
```



(b)

sig_out_V1995[31:0]

```
//module shift_left_by_3_V2001 (output [31: 0] sig_out, input [31: 0] sig_in);
  assign sig_out = sig_in <<< 3;</pre>
//module shift_left_by_3_V1995 (output reg [31: 0] sig_out, input [31: 0] sig_in);
  //always @ (sig_in)
   // sig_out = {sig_in[31: 3], 3'b0};
endmodule
module t_shift_left_by_3 ();
  wire [31: 0] sig_out_V1995;
  wire [31: 0] sig_out_V2001;
  reg [31: 0] sig_in;
  shift_left_by_3_V2001 M0 (sig_out_V2001, sig_in);
integer k;
  initial #1000 $finish;
  initial begin
    sig_in = 32'hf000_0000;
    #100 sig_in = 32'h8fff_ffff;
    #500 sig_in = 32'h0fff_ffff;
  end
endmodule
                                       50
                                                                 100
                                                                                           150
        Name 0
                                                                             0000000f
    sig_in[31:0]
                                   XXXXXXXX
```


00000078

XXXXXXXX

```
4.59
          module BCD_to_Decimal (output reg [3: 0] Decimal_out, input [3: 0] BCD_in);
            always @ (BCD_in) begin
              Decimal_out = 0;
              case (BCD_in)
                4'b0000: Decimal_out = 0;
                4'b0001:
                          Decimal_out = 1;
                          Decimal_out = 2;
                4'b0010:
                4'b0011:
                          Decimal_out = 3;
                4'b0100: Decimal_out = 4;
                4'b0101:
                          Decimal_out = 5;
                4'b0110:
                          Decimal_out = 6;
                4'b0111:
                          Decimal_out = 7;
                4'b1000:
                          Decimal_out = 8;
                4'b1001: Decimal_out = 9;
                default:
                          Decimal_out = 4'bxxxx;
              endcase
            end
         endmodule
4.60
          module Even_Parity_Checker_4 (output P, C, input x, y, z);
            xor (w1, x, y);
            xor (P, w1, z);
            xor (C, w1, w2);
            xor (w2, z, P);
          endmodule
          See Problem 4.62 for testbench and waveforms.
4.61
          module Even_Parity_Checker_4 (output P, C, input x, y, z);
            assign w1 = x \wedge y;
            assign P = w1 ^z;
            assign C = w1 ^ w2;
            assign w2 = z \land P;
          endmodule
                                          140
                                                                   280
                                                                                             420
         Name
              У
              Z
              Р
```


С

4.62



```
module Decoder_3x8 (output D7, D6, D5, D4, D3, D2, D1, D0, input in2, in1, in0, E);
  not (in2_bar, in2);
  not (in1_bar, in1);
  not (in0_bar, in0);
  and (D0, in2_bar, in1_bar, in0_bar, E);
  and (D1, in2_bar, in1_bar, in0, E);
  and (D2, in2_bar, in1, in0_bar, E);
  and (D3, in2_bar, in1, in0, E);
  and (D4, in2, in1_bar, in0_bar, E);
  and (D5, in2, in1_bar, in0, E);
  and (D6, in2, in1, in0_bar, E);
  and (D7, in2, in1, in0, E);
endmodule
module Decoder_5x32 (
  output D31, D30, D29, D28, D27, D26, D25, D24, D23, D22, D21, D20, D19, D18, D17, D16,
               D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0,
  input A4, A3, A2, A1, A0, E;
  wire E3, E2, E1, E0;
  Decoder_3x8 M0 (D7, D6, D5, D4, D3, D2, D1, D0, A2, aA1, A0, E0);
  Decoder_3x8 M1 (D15, D14, D13, D12, D11, D10, D9, D8, A2, A1, A0, E1);
  Decoder_3x8 M2 (D23, D22, D21, D20, D19, D18, D17, D16, in2, in1, in0, E2);
  Decoder_3x8 M3 (D31, D30, D29, D28, D27, D26, D25, D24, A2, A1, A0, E3);
  Decoder_2x4 M4 (E3, E2, E1, E0, A4, A3, E);
endmodule
```

4.63



```
module Decoder_2x4 (output D3, D2, D1, D0, input in1, in0, E);
  not (in1_bar, in1);
  not (in0_bar, in0);
  and (D0, in1_bar, in0_bar, E);
  and (D1, in1_bar, in0, E);
  and (D2, in1, in0_bar, E);
  and (D3, in1, in0, E);
endmodule
module Decoder_4x16 (
  output D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0,
  input A3, A2, A1, A0, E);
  wire E3, E2, E1, E0;
  Decoder_2x4 M0 (output D3, D2, D1, D0, input in1, in0, E0);
  Decoder_2x4 M1 (output D7, D6, D5, D4, input in1, in0, E1);
  Decoder_2x4 M2 (output D11, D10, D9, D8, input in1, in0, E2);
  Decoder_2x4 M3 (output D15, D14, D13, D12, input in1, in0, E3);
  Decoder_2x4 M4 (output E3, E2, E1, E0, input A3, A2, E);
endmodule
```


```
Outputs
             Inputs
D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7
                                         x y z V
0
    0
         0
              0
                   0
                        0
                             0
                                  0
                                         x \ x \ x \ 0
1
    0
         0
              0
                   0
                        0
                             0
                                  0
                                         0 0 0 1
    1
         0
              0
                   0
                        0
                             0
                                  0
                                         0 0 1 1
X
    \mathbf{X}
         1
              0
                   0
                        0
                             0
                                  0
                                         0 1 0 1
                   0
                        0
                             0
                                  0
                                         0 1 1 1
\mathbf{X}
    \mathbf{X}
         \mathbf{X}
              1
                        0
                             0
                                  0
                                         1 0 0 1
                   1
X
    X
         X
              X
                        1
                             0
                                  0
                                         1 0 1 1
    X
         X
              X
                   X
                             1
                                  0
                                         1 0 0 1
    \mathbf{X}
                        X
                                  1
                                         1 1 1 1
    X
         X
                   \mathbf{X}
                        X
```

If $D_2 = 1$, $D_6 = 1$, all others = 0 Output xyz = 100 and V = 1

module Prob_4_64 (output x, y, x, V, input, D0, D1, D2, D3, D4, D5 D6, D7);

```
always @( D0, D1, D2, D3, D4, D5 D6, D7)
    case({D0, D1, D2, D3, D4, D5 D6, D7})
                        \{x, y, x, V\} = 4bxxx0;
      8'b0000_0000:
      8'b1000_0000:
                        {x, y, x, V} = 4b0001;
      8'b0100_0000:
                         \{x, y, x, V\} = 4'b0011;
                        \{x, y, x, V\} = 4b0101;
      8'b0010_0000:
                         {x, y, x, V} = 4b0111;
      8'b0001_0000:
      8'b0000_1000:
                         \{x, y, x, V\} = 4'b1001;
      8'b0000_0100:
                         \{x, y, x, V\} = 4b1011;
                         \{x, y, x, V\} = 4b1001;
      8'b0000_0010:
      8'b0000_0001:
                        {x, y, x, V} = 4b1111;
                     \{x, y, x, V\} = 4b1010;
                                                  // Use for error detection
      default:
    endcase
endmodule
```

4.65



```
output y_out,
  input in1, in0, sel);
  not (sel_bar, sel);
  and (y0, in0, sel);
  and (y1, in1, sel);
  or (y_out, in0, in1, sel_bar
endmodule
module Mux_4x1 (
  output y_out,
  input in3, in2, in1, in0, sel1, sel0);
  not (sel_1_bar, sel1);
  and (s0, sel_1_bar, sel0);
  and (s1, sel[1], sel0);
  Mux_2x1 M0 (y_M0, in0, in1, s0);
  Mux_2x1
            M1 (y_M1, in2, in3, s1);
  or (y_out, y_M0, y_M1
);
endmodule
module Mux_8x1 (
  output y_out,
  input in7, in6, in5, in4, in3, in2, in1, in0, sel2, sel1, sel0
);
  Mux_4x1 M0 (y_M0, in3, in2, in1, in0, sel1, sel0);
  Mux_4x1 M1 (y_M1, in7, in6, in5, in4, sl1, sel0);
  Mux_2x1 M2 (y_out, y_M0, y_M1, sel2);
endmodule
```

module Mux_16x1 (

Digital Design With An Introduction to the Verilog HDL - Solution Manual. M. Mano. M.D. Ciletti, Copyright 2012, All rights reserved.

```
output y_out,
input in15, in14, in13, in12, in11, in10, in9, in8, in7, in6, in5, in4, in3, in2, in1, in0, sel3, sel2, sel1, sel0
);
    Mux_8x1 M0 (y_M0, in7, in6, in5, in4, in3, in2, in1, in0, sel2, sel1, sel0);
    Mux_8x1 M1 (y_M1, in15, in14, in13, in12, in11, in10, in9, in8, sel2, sel1, sel0);
    Mux_2x1 M2 (y_out, y_M0, y_M1, sel3);
endmodule
```