Skip to content
View PolashDeb's full-sized avatar

Block or report PolashDeb

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Image-processing-project Image-processing-project Public

    This project can take input a color image and asks the user to choose a statistics-based filter, a simulated noise, how to remove noise and how to do color adjustment to the original image.

    Jupyter Notebook

  2. Advance-Computer-Architecture Advance-Computer-Architecture Public

    Implementation of a 32-bit RISC architecture using a typical sequential fetch, decode and execute cycle using System Verilog. Xilinx Vivado was used for simulation.

  3. Design-of-experiment-project Design-of-experiment-project Public

    MATLAB Code.

    MATLAB

  4. Verilog-Code Verilog-Code Public

    Verilog

    HTML

  5. Design---implementation-of-a-system-on-chip-for-EEG-pattern-on-FPGA Design---implementation-of-a-system-on-chip-for-EEG-pattern-on-FPGA Public

    In this work filter & feature extractor were implemented for analyzing EEG on Field Programmable Gate Array (FPGA). The simulation process was done by using ISim which used Verilog. All processes w…

    Verilog

  6. Design-and-implementation-of-sorting-algorithms-based-on-FPGA Design-and-implementation-of-sorting-algorithms-based-on-FPGA Public

    Verilog Code.

    Verilog