```
module uart(input wire [7:0] data_in, //input data
                   input wire wr_en,
 3
                   input wire clear,
 4
                   input wire clk_50m,
5
6
7
                   output wire Tx, output wire Tx_busy,
                   input wire Rx,
                   output wire ready,
input wire ready_clr,
output wire [7:0] data_out,
output [7:0] LEDR,
8
9
10
11
12
                   output wire Tx2//output data
13
                   );
     assign LEDR = data_in;
14
     assign Tx2 = Tx;
15
16
     wire Txclk_en, Rxclk_en;
     17
18
19
20
21
                             .Txclk_en(Txclk_en)
     transmitter uart_Tx( .data_in(data_in),
22
                             .wr_en(wr_en),
                             .c1k_50m(c1k_50m),
23
24
                             .clken(Txclk_en), //we assign Tx clock to enable clock
25
                             .Tx(Tx)
26
27
                             .Tx_busy(Tx_busy)
28
     receiver uart_Rx( .Rx(Rx),
29
                          .ready(ready),
30
                          .ready_clr(ready_clr),
31
                          .c1k_50m(c1k_50m),
32
33
34
35
                          .clken(Rxclk_en), //we assign Tx clock to enable clock
                          .data(data_out)
                          );
     endmodule
```