Skip to content
View Rimve06's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Rimve06

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. My-Cv- My-Cv- Public

    HTML

  2. dsa dsa Public

    Data Structure & Algorithm

    C++

  3. Codeforces_solution Codeforces_solution Public

    DSA related Codeforces problem's solution in C++

    C++

  4. leetcode_solution_in_cf_style leetcode_solution_in_cf_style Public

    C++

  5. Basys3-FPGA-Based-UART-Python-Serial-Communication-Framework-for-PC-Synced-RTC-Live-Clock-Stopwatch Basys3-FPGA-Based-UART-Python-Serial-Communication-Framework-for-PC-Synced-RTC-Live-Clock-Stopwatch Public

    The project here intends to demonstrate a simple but useful experiment on low level hardware-software communication.It integrates Verilog as the hardware description language, Python as the softwar…

    Verilog

  6. Logisim-activity-Digital-Logic-Design-Lab- Logisim-activity-Digital-Logic-Design-Lab- Public

    Digital Logic Design related circuit designs on Logisim