## **Developer's instructions**

NAME	SID	CONTRIBUTION RATIO	WORK
Ruixiang Jiang	12111611	33%	ALU, IFetch, CPUTop, Led, Switch, Set, Document
Yujing Zhang	12111944	33%	
Yilun Qiu	12013005	33%	

## **Version modification record**

• v1.0(05-14): Basic modules completed

• v1.1(05-20): Top module completed

## **CPU** architecture design specification

CPU Features

Instruction set architecture
 Registers: number = 32, width = 32
 Exception handling:

Туре	Name	funC(ins[5:0])	Туре	Name	opC(Ins[31:26])	Туре	Name	opC(	Ins	[31:2	26])			Por			
R	sII	<b>00_00</b> 00	T	beq	<b>00</b> _0100	J	jump	00_0010				MIPS_Green_					
	srl	<b>00_0</b> 010		bne	<b>00_</b> 0101		jal	00_0011			Sheet.pdf						
	sllv	<b>00_0</b> 100		lw	<b>10</b> _0011												
	srlv	<b>00_0</b> 110		sw	<b>10_</b> 1011							,					
	sra	<b>00_0</b> 011					OTE: linisys is a subset of MIPS32.										
	srav	00_0111				Minio											
	jr	<b>00_1</b> 000				IVIIIIIS	sys is a	•									
	add	10_000		add i	<b>00_1</b> 000	6'b00_0000											
	addu	10_0001		addiu	<b>00_1</b> 001												
	sub	10_0010		slti	<b>00_1</b> 010												
	subu	10_0011		sItiu	<b>00_1</b> 011		IC INSTRUCTION FORMATS										
	and	<b>10_01</b> 00		and i	<b>00_1</b> 100	R	opcode 31	26 25	21 2	rt 0	16 15	rd 11	shamt 6	funct			
	or	<b>10_01</b> 01		or i	<b>00_1</b> 101	I	opcode			rt			immediate				
				xor i	<b>00_1</b> 110	J	opcode	26 25	21 2	0	16 15 ad	dress	lress 0				
	xor	<b>10_01</b> 10		XUI I													
	xor nor	10_0110 10_0111		lui	00_1111		31	26 25									

• Address space design | architecture |