

## Developer's instructions

NAME	SID	CONTRIBUTION RATIO	WORK
Ruixiang Jiang	12111611	33%	ALU, IFetch, CPUtop, Led, Switch, Set, Document
Yujing Zhang	12111944	33%	
Yilun Qiu	12013005	33%	

## Version modification record

- v1.0(05-14): Basic modules completed
- v1.1(05-20): Top module completed

## CPU architecture design specification


- CPU Features
    - Instruction set architecture
- Registers: number = 32, width = 32
- Exception handling:

### Minisys - A subset of MIPS32

Type	Name	funC(ins[5:0])
R	sll	00_0000
	srl	00_0010
	sllv	00_0100
	srlv	00_0110
	sra	00_0011
	srav	00_0111
	jr	00_1000
	add	10_0000
	addu	10_0001
	sub	10_0010
	subu	10_0011
	and	10_0100
	or	10_0101
	xor	10_0110
	nor	10_0111
	slt	10_1010
sltu	10_1011	

Type	Name	opC(Ins[31:26])
I	beq	00_0100
	bne	00_0101
	lw	10_0011
	sw	10_1011
	addi	00_1000
	addiu	00_1001
	slti	00_1010
	sltiu	00_1011
	andi	00_1100
	ori	00_1101
	xori	00_1110
	lui	00_1111

Type	Name	opC(Ins[31:26])
J	jump	00_0010
	jal	00_0011



MIPS\_Green\_Sheet.pdf

NOTE:

Minisys is a subset of MIPS32.

The opC of R-Type instruction is 6'b00\_0000

BASIC INSTRUCTION FORMATS

	opcode	rs	rt	rd	shamt	funct
R	31	26 25	21 20	16 15	11 10	6 5
I	31	26 25	21 20	16 15	immediate	
J	31	26 25	address			

- Address space design  
| architecture |