GitHub - SEAL-UCSB/NVSim: NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)

SEAL-UCSB / NVSim Public

Notifications You must be signed in to change notification settings
Fork 49
Star 103

NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)

nvsim.org/

103 stars 49 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 11 Commits
Bank.cpp		Bank.cpp
Bank.h		Bank.h
BankWithHtree.cpp		BankWithHtree.cpp
BankWithHtree.h		BankWithHtree.h
BankWithoutHtree.cpp		BankWithoutHtree.cpp
BankWithoutHtree.h		BankWithoutHtree.h
BasicDecoder.cpp		BasicDecoder.cpp
BasicDecoder.h		BasicDecoder.h
Comparator.cpp		Comparator.cpp
Comparator.h		Comparator.h
FunctionUnit.cpp		FunctionUnit.cpp
FunctionUnit.h		FunctionUnit.h
InputParameter.cpp		InputParameter.cpp
InputParameter.h		InputParameter.h
Makefile		Makefile
Mat.cpp		Mat.cpp
Mat.h		Mat.h
MemCell.cpp		MemCell.cpp
MemCell.h		MemCell.h
Mux.cpp		Mux.cpp
Mux.h		Mux.h
OutputDriver.cpp		OutputDriver.cpp
OutputDriver.h		OutputDriver.h
Precharger.cpp		Precharger.cpp
Precharger.h		Precharger.h
PredecodeBlock.cpp		PredecodeBlock.cpp
PredecodeBlock.h		PredecodeBlock.h
README		README
Result.cpp		Result.cpp
Result.h		Result.h
RowDecoder.cpp		RowDecoder.cpp
RowDecoder.h		RowDecoder.h
SRAM.cell		SRAM.cell
SenseAmp.cpp		SenseAmp.cpp
SenseAmp.h		SenseAmp.h
SubArray.cpp		SubArray.cpp
SubArray.h		SubArray.h
Technology.cpp		Technology.cpp
Technology.h		Technology.h
Wire.cpp		Wire.cpp
Wire.h		Wire.h
constant.h		constant.h
formula.cpp		formula.cpp
formula.h		formula.h
global.h		global.h
macros.h		macros.h
main.cpp		main.cpp
nvsim.cfg		nvsim.cfg
sample_NVM_macro.cfg		sample_NVM_macro.cfg
sample_PCRAM.cell		sample_PCRAM.cell
sample_PCRAM.cfg		sample_PCRAM.cfg
sample_RRAM.cell		sample_RRAM.cell
sample_SLCNAND.cell		sample_SLCNAND.cell
sample_SLCNAND.cfg		sample_SLCNAND.cfg
sample_STTRAM.cell		sample_STTRAM.cell
sample_STTRAM_aggressive.cell		sample_STTRAM_aggressive.cell
sample_STTRAM_cache.cfg		sample_STTRAM_cache.cfg
typedef.h		typedef.h

Repository files navigation

NVSim - A performance, energy and area estimation tool
for non-volatile memory (NVM)

======================================================

Sections

    1. Overview
    2. Compiling NVSim
    3. Running NVSim
    4. Configuring NVSim
    5. Hacking NVSim
    6. README Changelog

------------------------------------------------------  

1. Overview

    NVSim models the area, timing, dynamic energy and 
    leakage power of Phase-Change Memory (PCM), Spin-
    Torque-Transfer RAM (STT-RAM), Resistive RAM
    (ReRAM) or memristor, Floating Body Dynamic RAM
    (FBDRAM) and Single-Level Cell NAND Flash.
    NVSim uses the same modeling principles as the
    well-known CACTI, but it starts from scratch on
    the basis of a brand-new frame work with more
    flexibility in terms of bank/mat/subarray
    organization and periphral circuitry design. Such
    flexibility is necessary for emerging non-volatile
    memory technologies as the current status of most 
    emerging NVMs is unknown. Thanks for trying NVSim!


------------------------------------------------------

2. Compiling NVSim

    NVSim is programmed under GNU C++, and it can be 
    compiled on both Unix-like OSes and Microsoft 
    Windows 

    2a. Under Linux

        The tool can be built using make:

        $ make

        Running through make will automatically set 
        the compile flags needed.


------------------------------------------------------

3. Running NVSim


    If no .cfg file is specified, NVSim will load the 
    default configuration file (nvsim.cfg)

    $ ./nvsim

    Actually, users can specify their own configurations
    by passing the ".cfg" argument.

    $ ./nvsim <custom>.cfg
    

------------------------------------------------------

4. Configuring NVSim


    NVSim can be configured using the configuration files.
    Several example configuration files can be found in
    the root directory of the source code. Note that most
    of the configuration files are specified with small
    capacity (< 128MB) as the current version of NVSim 
    only models a single-bank. Multi-bank cache/memory is
    in the to-do list of NVSim 2.0.

    For example, 
    sample_STTRAM_cache.cfg - A 8MB STT-RAM cache (both 
    data and array) configured for design space exploration
    sample_PCRAM.cfg - A 16MB PCM macro with fixed bank 
    organization (H-tree, internal sensing)
    sample_NVM_macro.cfg - A generic NVM macro
    A more detailed listing of configuration parameter 
    names and potential values are on the NVSim wiki page.


------------------------------------------------------

5. Hacking NVSim


    As mentioned in the overview, NVSim is meant to 
    be flexible. Another level of flexibility is 
    enabled when experts in NVM design Write their own
    sense amplifier, voltage plane, charge pump
    circuiitry etc. This can be done by creating a new
    C++ file with a new class and instantiate the new
    class in corresponding component. 


------------------------------------------------------

Please refer to the following paper for a general
introduction of the tool,
"NVSim: A Circuit-Level Performance, Energy and Area
Model for Emerging Nonvolatile Memory", IEEE TCAD 2012

If you have any comments, questions, or suggestions please
either create an issue on github or contact us via email.

Cong Xu <xucongpsu@gmail.com>
Xiangyu Dong <rioshering@gmail.com>
Shuangchen Li <lschen.26@gmail.com>