

## Xilinx Documentation Notice

Please <u>click here</u> to access the most recent version of the  $LogiCORE^{TM}$  IP AXI UART Lite Data Sheet.