


- Topics

- Computer units
- Computer instructions
- Bus Structures
- Memory location & address
- Microprocessors
- 8086
- Instruction set & sequencing
- Instruction format
- Addressing mode & types

- Functional Units of a computer

- Input Unit
- Output Unit
- CPU (ALU & control unit)
- Memory
- Bus Structure



- ALU (Arithmetic logical unit)

- Arithmetic & logical operation are carried out.
- Operands are brought in ALU from the memory
- After performing operations it sets flags of the resulting answer

- Output Unit


- Interface with output device
- Convert info into binary form in output device



• Control Unit

1. Accepts information from user (Input unit)
2. Stores the info (Memory)
3. Process the info (ALU)
4. Provide processed results (Output Unit)
5. Generates timing signals when an operation takes place

- It works with a reference signal called processor clock
- Clock divides operations in basic steps with one clock cycle



• CPU

1. The brain of the machine
2. Contains ALU, CU, Registers

Here, ALU - performs task

CU - control the task & give signals

Reg - stores result

• Instructions of the computer

Add R0, LOCA

It takes a number from a memory location called 'LOCA'

It adds the number in reg R0

The result is stored in R0 replacing old value

The no. in loca stays same

- LOAD R2 , LOC

It tells comp to take data stored in mmry location 'LOC' and puts in reg R2

Steps

1. The comp first reads the load R2, LOC from mmry to processor
2. Operation to be performed is determined by CU
3. The processor fetches the data frm 'LOC'
4. Now the data fetched from LOC is placed in R2 replacing the prev data

- ADD R4, R2, R3

Add the value in R2 + R3

Stores the sum in R4

R2 + R3 remain unchanged , R4 is overwritten

- STORE R4, LOC

Saves the value frm R4 to mmry loc LOC


The old value replaced with value frm R4

The value in R4 remains unchanged

• Registers

They are fast storage spots in CPU for temporary data

- MAR (Memory Address Reg) : Holds the address of where data shld be read / written
- MDR (Memory data reg) : Holds the actual data being transferred to /frm memory
- IR : Holds the instruction currently being executed
- Prog Counter : Keeps track of the next instruction to fetch frm mmry
- Gen purpose Reg : Used to hold data and results during processing



• Instruction fetch

The program is loaded into memory from an input device

The PC is set to first instruction

The PC value is sent to MAR and read cmd is send to memory

The first instruction is read from memory & loaded in MDR

The instruction in MDR is moved to IR for decoding

• Instruction Execution

1. Operation Check : The ALU checks instructⁿ in IR to figure what operation to perform

2. Fetching Operands : From memory : The add sent to MAR, read into MDR then sent to ALU

From regs : If operand is gen purpose, it's used directly

3. Perform Operation : ALU performs operation and send result to GP or memory

4. Storing Result : The result is sent to MDR which has the add for storing in MAR, The pc points nexts ins to fetch new cycle

• Bus Structures

The CPU and memory are connected by 3 type of buses

1. Data bus : transfers data b/w CPU & memory (8-bit bidir)

2. Address bus : carries the add of memory loc to be accessed (16-bit uni)

3. Control bus : Sends control signals to manage the ops of CPU (bidir)

• Single bus structure

A single set of wires (bus) used for comm b/w CPU & other devices

eg : This bus handles both sending data to peripherals and receiving data from them

- Drawbacks

1. speed differences : devices connected to the bus have diff speeds
eg (keyboards are slow, disks are fast)
2. efficiency issues : the single bus can't handle these speed diffs
3. Solutions : buffers - temp storage to manage data during transfers
two-bus struc - use separate buses for instructions





- Two-bus Structure

uses one bus for instruction fetches and another for data fetches
It has faster operation becoz it separates instruction & data traffic

- Multi-bus structure

uses multiple buses to further improve performance

- Address Bus: Sends address information from the CPU to memory or peripherals (unidirectional).
- Data Bus: Transfers data both ways between the CPU and peripherals (bidirectional).
- Control Bus: Sends control signals both ways to manage operations (bidirectional).



- Memory locations and addresses

- Memory hierarchy

It aims to provide the fastest access to data while keeping the cost low, it's done by organizing memory in layers with the fastest and most expensive types at the top

- Memory loc & address

- memory is made up of many storage calls, each capable of storing 1 bit of data
 - data is usually accessed in grp of bits. The grp is called 'word'
 - Memory layout : The memory can be visualized as a collection of words lined up, each with a unique pos
 - Main memory is a critical part of the comp where data and programs are stored
 - Unique addresses : each storage loc in the main memory has a unique identifier known as address
 - Words & bytes : data is transferred b/w CPU & memory in "words", a word can be 8, 16, 32, 64 bits in size
If word is 8 bits, its called a byte

- Address space

- Address space : to access data in memory, each word must have a unique identifier, called an address, total number of unique addresses available is "add space"

eg 32 Mb needs 25 bits i.e 2^{25} bytes

- Memory Operations

- Program execution - comps use programs to process data, where both the program instructions and data stored in memory.

basic ops

- i) Load (Read / fetch) : The CPU reads data from a specific mem loc
- ii) Store (Write) : The CPU writes data to a specific mem loc

• Byte address assignment

- little-Endian eg : For a 32-bit data (eg 46, 78, 96, 54) the least significant byte (46) is stored at lowest add
- Big-endian : for a 32-bit data (eg 46, 78, 96, 54), the most sig byte (46) is stored at lowest add
- Aligned v/s Unaligned words



In a 16-bit sys, aligned words start at addrs like 0, 2, 4, etc
32
67-bit
0, 4, 8, etc
0, 8, 16, etc

Unaligned : Words can start at any add

• Microprocessors

• Microprocessors & Microcontrollers




The brain of the comp where all calc are carried out.
It's a CPU on a single chip

Microcontroller are more integrated chip that includes not just the CPU but also memory and I/O controls
eg AVR microcon

• Internal Struc of a microprocessor

• Micro tasks

1. Data transfer : Moving data b/w processor & memory or other I/O systems
2. Arith & logic ops : performing calc & making decisions
3. program flow : deciding the next steps in a prog based on condition



• Components

1. ALU : performs calc
2. Registers : store temporary data
3. Control & timing unit : manages timing of ops & control signals
4. Address bus : carries address to access memory
5. Data bus : carries data to / from memory
6. Control bus : send control signals to manage ops

• Types of microprocessors

• Categories :-

1. Word Size : refers to amt of data the processor can handle (eg 8-bit, 16, 32)
2. Instruction set :
 - i) RISC (Reduced Instruction Set Comp)
Simplified set of instructions
 - ii) CISC (Complex " .. ")
Complex set
3. Function : can be general-purpose or specialized

• Evolution of microprocessors

1st Gen

- 4-bit
- 1971
- Intel 4004
- Perform basic Arith & log ops

2nd Gen

- 8-bit
- 1973
- Could handle 8-bit data

3rd Gen

- 16-bit
- 1978
- Intel 8086
- Capable of handling more complex tasks

4th Gen

- 32-bit
- Intel 80386

5th Gen

- 1995
- 64 bit
- Pentium processors
- Allows multiple micropro to work together

• Typical Microprocessors

1. 68K : Motorola's processor
2. X-86 : Intel's series of P
3. IA-64 : Intel's Itanium architecture
4. MIPS : microprocessor w/o interlocked pipeline stages
5. ARM : Adv RISC machine
6. Power PC : Used by Apple, IBM & Motorola
7. Atmel AVR : microprocessor used in various Apps

• 8086 microprocessor

Designed by intel in 1976

16-bit pro. with :-

- 20 add lines (1mb of memory)
- 16 data lines
- Powerful set of instruc like (+, -, ×, ÷)
- Two modes

Max^m : for system with multiple pro

Min^m : for system with single pro

• Features of 8086


- Can store upto 6 instruc bytes
- Handles 16-bit ops & data
- Pipelining : improves performance by fetching & executing instruc in stages

Fetch Stage : pre-fetches 6 byte of instruc

Execute " " : executes these instruc.

Architecture of 8086

SRM



• Memory Segments

1. Code segment : Stores the program
2. data seg : stores the data
3. extra seg : used for string ops
4. Stack seg : used for stack ops

• General purpose reg

1. AX (Accumulator)

- 16 bit reg
- 2 8-bit parts AH & AL
- performs arith & log ops
- performs 8-bit instruc

2. BX (Base register)

- 16-bit reg
- 2 8-bit parts BH & BL
- stores offsets & adds
- performs 8-bit instruc

3. CX (Counter Register)

- 16 bit reg
- 2 8-bit parts CH & CL
- used for counting loops
- performs 8-bit instruc

4. DX (Data)

- 16-bit reg
- 2 8-bit parts DH & DL
- used for I/O ops & multiplication
- performs 8-bit instruc

• Pointers and Index registers

1. SP (Stack pointer)

- points to top of the stack
- 16 bit reg
- When stack is empty , the pointer will be (FFFF)H
- offset add relative to stack seg

2. BP (Base pointer)

- used to access parameters passed by stack
- 16-bit reg
- offset add relative to stack seg

3. SI (Source Index)

- used as a pointer for source data in ops
- as a source in some string related ops
- 16-bit reg
- offset rel. to data seg

4. DI (Destination Index)

- used as a pointer for addressing of data
- 16-bit register
- offset rel. to extra Seg

5. IP (Instruction Pointer)

- 16-bit reg
- Stores the add of next instruc
- offset rel. to Code seg (CS) reg

• Segment Registers

1. CS (Code Segment Reg)

- user cannot modify the content of these regs
- only the micro compiler can do this

2. DS (Data Seg Reg)

- user can modify the content of data seg

3. SS (Stack Seg Reg)

- used to store info abt memory seg
- ops are push / pop

4. ES (Extra Seg Reg)

- The control of the compiler remains the OS
- used for copying purpose

• Flag Status Reg

- 16-bit reg
- contain 9 flag
- 7-bits free
- if flag val is 1, the flag is set, if 0 it resets
- flags tell status of the processor at any op

• Instruction set n sequencing (Assembly lang Starts....)

↓
a cmd given to comp to perform a specific task

sequencing : The order in which instruc are carried out

• Types of ops

1. data transfer : moving data b/w mmry & processor
2. A + L ops : calcs done by proc : managing order of tasks
3. prog sequencing & control :
4. I/O transfer : moving data b/w proc & external devices

• Register transfer Notation [RTN]

describes how data moves b/w regs & mmry

LOC , PLACE , MEM : Memory locs

R₁ , R₂ : processor registers

DATA_IN , DATA_OUT : reg I/O data

[] : Shows what's inside

RHS : The source of data to be moved

LHS : Where the data gets

eg R₂ ← [LOCN] Moves data from LOCN to R₂
 R₄ ← [R₃] + [R₄] result of R₃ + R₄ stored in R₄

• Data Transfer Instruction

These cmds move data b/w regs, mem & I/O devices

MOV : Copy data from one place to another

LDA : load data into accu

STA : Store data from accu to mmry

PUSH : Save data from a reg to stack

POP : pop off stack to reg pair

• Data Manipulation Instruc

- └ i) Arithmetic inst
- ii) logical & bit manipulation
- iii) Shift Instruc

i) Arithmetic Instruc

INC : Increment data by 1

DEC : decrement "

ADD : add two val

ADC : add with carry bit

MUL : multiply 2 val

ii) logical & bit manipulation

AND : perform bitwise AND op

OR : "

NOT : inverse each bit

XOR : exclusiv OR over every bit

iii) Shift Instruc

SHR : Shifts bit to right & put 0 in MSB

ROL : rotate bit to left, i.e MSB to LSB & to CF

RCL : rota " " , i.e MSB to CF & CF to LS

- Instruction formats

Types : i) Operation field : specifies op to be performed
ii) Add field : contains location of operand
iii) Mode field : specifies how to find the operand

↓ Types based on number / length of add / instruc

1. Zero add instruc
2. One
3. Two
4. Three

- Zero add Instruc

Used in stack-based computers where add not mentioned
Operands are stored in push down stack

Operations :-

MOVE D, Ri : Move data from mem loc D to reg Ri
ADD E, Ri : Add data from mem loc E to reg Ri
MOVE Ri, F : Move result from Ri to mem loc F

ALU ops

LOAD D, Ri : Load data D to Ri
LOAD E, Rj : E to Rj
ADD Ri, Rj : Add
MOVE Rj, F : Move result from Rj to F

- One add instruc

Uses implied accumulator reg for data manipulatⁿ
One operand in accu & other in reg / mem loc

- Two add instruc

Common in Commercial Comps
Allows two adds in one instruc

- Three add

Allows 3 adds for more complex ops.

$(A+B) * (C+D)$ Using 0, 1, 2, 3 address Instructions

1. Zero address

PUSH A : Push A on the stack
PUSH B : "
ADD : add A+B , result on top of stack
PUSH C : "
PUSH D : "
ADD : "
MUL : Multiply results
POP X : pop result to mem loc X

2. One address

LOAD A : load A in accumulator
ADD B : add B to "
STORE T : Store res in mem loc T
LOAD C : "
ADD D : "
MUL T : Multiply accum. with T
STORE X : Store in X

3. Two address

MOV R₁, A : Move A to R₁
ADD R₁, B : Add B to R₁
MOV R₂, C : "
ADD R₂, D : "
MUL R₁, R₂ : Multiply R₂ to R₁
MOV X, R₁ : Move res of R₁ to X

4. Three Address

ADD R₁, A, B : R₁ = A + B
ADD R₂, C, D : R₂ = C + D
MUL X, R₁, R₂ : X = R₁ * R₂

• Addressing Modes

Diff methods to specify where the data is located in an instruction

They provide flexibility
Reduce the number of bits

Types

1. Immediate addressing
2. direct
3. Indirect
4. Register
5. Reg indirect
6. Relative
7. Indexed
8. Auto increment
9. Auto decrement

1. Immediate addressing

Description : The operand is directly given in instruction

Eg : ADD 5
MDV AL 25H




Features : No need to fetch data from memory
Fast but has a limited range

2. Direct

Des : The add fld contains add of data
Effective add (EA) = Address fld (A)

Eg : ADD A
L address , not a operand




Features : Single mem to acces data
Limited add space
No extra calc

memory loc → add → operand

3. Indirect

Des : The add field points to memory that contains add of operand
Eff add = [A]

Eg : ADD (A)



Features : Requires 2 memory loc to fetch operand


4. Register direct

Des : Operand stored in CPU reg

Eg : ADD R

$AC \leftarrow AC + [R]$

Features : No memory access needed
 fast execution
 Short instruction
 limited add space




5. Reg Indirect

Des : The add field points to CPU reg that contains add of operand

Eg : ADD R

$AC \leftarrow AC + [R]$


Features : Only 1 memory loc needed to fetch



6. Indexed

Des : The effective add of operand obtained by adding contents of index reg to add part of instruc


Effective add = Content of index reg + add part of instruc



7. Relative

Des: A type of displacement addressing where $EA = \dots$


Effective add = Content of progm counter + Add part of instruc



8. Auto Increment

Des : Special case of Reg Indirect mode
 $EA = \text{Content of reg}$


Features : After access, the content of reg increments auto by size 'd'
'd' depends on size of operand
Only 1 memry loc needed



9. Auto decrement

Des : Special case of Reg Indirect mode
EA = Content of Reg - Step size

Features : first, the content of reg decrement by size 'd'
'd' depends on size of operand
Then operand is read
Only one mrvy needed



Reg In → Point to X
Auto Inc X+1
 X-

