

# Emulation

Takanen Edoardo

## Abstract

### MOVE TO CARTRIDGE SECTION

Another interesting fact I found out when making this emulator is what is inside a cartridge. It is fascinating to know that some cartridges would not only include the ROM banks with the game code, but they could also supply their own additional SRAM (Static Random-Access Memory), as well as a battery to preserve the game saves. Due to limiting memory sizes, games could also have a Memory Bank Controller (MBC) to change what ROM should be pointed for memory region  $4000 - 7FFF$ .

Notice that all these additional components are **not** supported on my emulator, since the original Tetris DMG cartridge just had a 32 Kb ROM.

(still to be placed)

images from:

1. <https://www.pastraiser.com/cpu/gameboy/gameboyopcodes.html>

# Contents

<b>1</b>	<b>Introduction</b>	<b>4</b>
<b>2</b>	<b>Premises</b>	<b>5</b>
<b>3</b>	<b>General Structure</b>	<b>6</b>
<b>4</b>	<b>Memory</b>	<b>7</b>
4.1	Memory mapping . . . . .	7
4.2	Choices for this project . . . . .	7
4.3	Implementation . . . . .	8
<b>5</b>	<b>CPU</b>	<b>9</b>
5.1	Architecture and considerations . . . . .	9
5.2	The op-tables . . . . .	10
5.3	Implementation . . . . .	13
<b>6</b>	<b>Debugging the CPU</b>	<b>15</b>
6.1	The boot ROM . . . . .	15
6.2	Boot code analysis . . . . .	15
6.3	The execution so far . . . . .	16
<b>7</b>	<b>Timers</b>	<b>17</b>
7.1	Structure . . . . .	17
7.1.1	DIV . . . . .	17
7.1.2	TIMA . . . . .	17
7.1.3	TAC . . . . .	17
7.1.4	TMA . . . . .	18
7.1.5	Timing behaviors . . . . .	18
7.2	Implementation . . . . .	18
<b>8</b>	<b>Interrupts</b>	<b>20</b>
8.1	How they work . . . . .	20
8.2	Types of interrupts . . . . .	20
8.2.1	VBlank . . . . .	20
8.2.2	LCD STAT . . . . .	20
8.2.3	Timer . . . . .	21
8.2.4	Serial . . . . .	21
8.2.5	Joypad . . . . .	21
8.3	IF and IE registers . . . . .	21
8.4	Implementation . . . . .	22

<b>9</b>	<b>PPU – Very basic start</b>	<b>23</b>
9.1	General introduction . . . . .	23
9.1.1	The screen . . . . .	23
9.1.2	Tiles . . . . .	23
9.1.3	Display layers . . . . .	24
9.1.4	Layers in memory . . . . .	24
9.2	The rendering process . . . . .	25
9.2.1	How tiles are rendered . . . . .	25
9.2.2	PPU registers . . . . .	28
9.3	First implementation . . . . .	30
<b>10</b>	<b>The execution so far</b>	<b>32</b>
<b>11</b>	<b>PPU – Further progress</b>	<b>32</b>
11.1	The Pixel FIFO . . . . .	32
11.2	Fetching the Background . . . . .	33
11.3	Pushing Pixels . . . . .	33
11.4	Second implementation . . . . .	34
11.4.1	The update method . . . . .	34
11.4.2	Draw and push methods . . . . .	35
11.4.3	The LCD class . . . . .	36
<b>12</b>	<b>Creating a Virtual Window</b>	<b>37</b>
12.1	CPU Window implementation . . . . .	37
12.2	GPU-accelerated window . . . . .	39
<b>13</b>	<b>Emulating the game cartridge</b>	<b>43</b>

# 1 Introduction

As a kid, I used to play with some Nintendo<sup>©</sup> consoles like the Wii or the DS and I have always been keen about the games they make. This passion for videogames grew on me so that I got interested in the making process of them, leading to game development. I never asked myself one question, though, until this year, which is how are these games able to run onto this consoles? and how can people make emulators so that I could play on my personal computer? Thus, I decided to embrace the unknown world of emulation, because I have always been fascinated by it but always took it for granted.

Emulation is not well explained on the Internet. Mainly, the results you will find if you search for it are "the program pretends to be the console" or "you will be able to play old titles". Unfortunately I was not satisfied with these responses and I wanted to know more. Thus, my emulation journey started with looking for a full definition of this process.

I will try to give my own definition of emulation, so that I can lay a starting point to a general knowledge that will be then deepened during the paper. With this being said, to "make an emulator" means to develop the software that will do exactly what the hardware of the console does, so that when plugging the game data, the program will know how to read and handle it.

Emulation can only happen when the machine in which we run the software is more powerful than the hardware we want to emulate. For example, if our console has 2Kb of memory, for sure we are not able to emulate it on a computer that has 2Kb or less, since we also have to consider that the host computer will have an operating system running (which uses some of the RAM). I chose to make a Game Boy emulator, because while looking for the retro consoles, it seemed the least difficult when talking about the hardware structure complexity, meaning a good way to start tackling this topic.

## 2 Premises

This emulator project is purely for understanding the concepts and the theory about how a machine like a console (or similarly a computer) is made (and also for fun). There are many better-developed Game Boy emulators online, and making one that could compete with the other popular ones is nowhere near my goals. In addition, I could not achieve the level of knowledge I want to reach if I just looked at other people's codes, I wanted to **fully** understand the subject. Obviously though I have to start somewhere, I do not have the skills to reverse-engineer a real Game Boy (although it would be an extremely interesting challenge), for this reason I will only consult theory guides made by many passionate developers and hackers that already did the work of studying the Game Boy from scratch for us. For a better understanding, I used **two** sources for this project, in order to have a dual perspective on the study.

For anyone who would like to dig into this challenge too, the guides are [GBDev](#) and [GBEDG](#).

### **What this paper is not?**

This paper is not and was not intended as a guide, I previously attached some real references. This document is a report of my journey throughout the development of the emulator, made to understand the fundamentals of what is around us, from personal computers to smartphones. It could also be a way for readers to get passionate about this topic and an inspiration for them to make their own emulators (or even better, their own consoles!).

### 3 General Structure

The first thing I want to cover is in what way we want to structure our emulator.

```
1 int main() {
2     // Hardware components definition
3     Memory mem;
4     CPU cpu;
5     // ...
6
7     // Components initialization
8     mem.init();
9     cpu.init();
10    cpu.load_boot();
11    // ...
12
13    while (true) {
14        cpu.execute(mem); // Executing an operation
15        // emulate all the other components
16    }
17
18    return 0;
19 }
```

Actually, when we look at the circuit inside the Game Boy, all the components are, on one side, all on their own, they all execute at the same time. The CPU could be executing a simple addition, while the PPU could be rendering graphics onto the screen, all of these things happen simultaneously. This **can** be done with software, but would mean more complexity. Hence we will pick a less complicated path, and decide to execute the components one at a time.

```
1 while (true) {
2     // Returns how many clock cycles the instruction took
3     int cycles = cpu.execute();
4
5     // Updating all the other components
6     timers.update(cycles);
7     ppu.update(cycles);
8     // ...
9 }
```

The real hardware is driven by the clock, while my implementation will be driven by how many clock cycles an instruction took. This may cause some bugs and imprecisions in the emulator (and that was my main concern), but in the end it worked just fine.

## 4 Memory

Before looking at the main components that shape the Game Boy hardware, I would like to focus on how memory is subdivided inside the console.

### 4.1 Memory mapping

The address bus had 16 bits, meaning there could be 65'536 unique addresses (64Kb).

Since the Game Boy did not have a flash memory, those 64Kb were all the console could access (this includes all the different RAMs, the cartridge data, and the registers made to control various components). Internally inside the Game Boy, there is some logic that specifies what component will be activated based on the requesting address, but we do not have to worry about it since we are not dealing with actual hardware this time.

These are the regions into which the memory is split, along with a brief description of their use. Notice that some areas are marked as "Prohibited", though Nintendo has not provided an explanation for this.

Start	End	Description
0000	3FFF	16Kb cartridge ROM
4000	7FFF	16Kb cartridge ROM*
8000	9FFF	8Kb VRAM
A000	BFFF	8Kb External RAM
C000	CFFF	4Kb Work RAM
D000	DFFF	4Kb Work RAM
E000	FDFD	Prohibited area
FE00	FE9F	OAM
FEA0	FEFF	Prohibited area
FF00	FF7F	I/O Registers
FF80	FFFE	High RAM
FFFF	FFFF	IE register

\* switchable

Table 1: Game Boy memory mapping

Most of these regions will be discussed later, based on the components that use them.

### 4.2 Choices for this project

For simplicity, I decided not to break down all these areas into different regions of memory in the emulator, but I opted for an easier solution, which is to create an array of 65'536 bytes, since the data bus was 8 bits-long, so every address

will have exactly one byte of data.

There is a trade-off in choosing this approach though. On one hand, it makes things simpler to manage, we can have all the memory in one place and it really helps when debugging, but on the other hand, it is not entirely correct. Each region of memory has different restrictions, cartridge memory should be read-only, some areas might not be fully readable and writable sometimes (we will see an example when implementing the PPU).

By choosing this option, we are making all the memory readable and writable for everyone, so technically, the game could edit its own code (and this actually happened when I was emulating Tetris!).

### 4.3 Implementation

```
1 struct Memory {
2     private:
3         static constexpr u32 MAX_MEM = 64 * 1024;
4         // Array of bytes to emulate all the Gameboy's addresses
5         Byte Data[MAX_MEM] = {};
6     public:
7         void init();
8
9         /**
10        * Functions used for setting and accessing memory as
11        * mem[addr] = value      to set
12        * Byte value = mem[addr]  to access
13        * */
14        Byte operator[](u32 addr) const;
15        Byte& operator[](u32 addr);
16
17        /**
18        * Dumps all the memory in a file,
19        * used for debugging purposes
20        * */
21        void dump(const char* filename);
22 };
```

This is the entire memory structure. Every component we create will have access to this structure in order to read from and write to memory using the two operator[] functions. I have also added a **dump** function that writes all the bytes to a binary file at the moment the function is called, for easier debugging. The **init** function just initializes the array by setting all values to 0. This is **not** actually done in a real Game Boy, as the memory typically contains random values when powered on. However, I decided to initialize it with all zeros to make debugging easier by allowing me to see if any memory has changed.



## 5 CPU

The first component we likely want to implement is the Central Processing Unit (CPU). This component is the most important in our circuit, and is the one that coordinates the other components, executes the program we give to it etc. Thus, the first thing I had to implement were all the instructions that the processor could run.

### 5.1 Architecture and considerations

The Game Boy CPU is a custom-made by Sharp Corporation (which had a close relationship with Nintendo at that time), it is often referred to as **DMG-CPU** or **Sharp SM83** and runs at around 4.19 MHz. When making the processor a lot of inspiration was taken from the Zilog 80 and the Intel 8080. Personally, I recently had the possibility to work with a real Z80, and over the past few months, I have gained hands-on experience with its architecture. Specifically, when studying the Zilog, I noticed some differences and similarities with the Game Boy processor.

For example, the Nintendo processor lacks the IX and IY registers, which in the Zilog were used to set a base address that could be offset with the  $LD(IX+d), r$  and  $LD(IY+d), r$  to save instruction bytes. Instead, the DMG-CPU introduced a brand new load instruction, LDH (load from high memory), which always offsets from address **FF00**, pointing to **High-RAM** and the **I/O registers**. I think custom-making their own CPU was the perfect choice for Nintendo, as it allowed them to implement changes like these to better suit their needs, save instruction bytes, and increase performance.

CPUs are the main core of every computer and what they do most of the time is execute instructions defined in some memory. In the next section, we will give a brief summary of the different types of instructions. But what is most important for now is to understand that the majority of these operate on internal registers and external memory.

8-bit registers		16-bit pairs	16-bit register	Description
A*	F**	AF	SP	Stack Pointer
B	C	BC	PC	Program Counter
D	E	DE		
H	L	HL		

\*Accumulator

\*\*Flags

Table 2: Game Boy registers

Registers are the fastest memory to access because it is already inside the processor. However their size is very limited, so we cannot have everything in

them. That is why the CPU has a set of instructions for loading data to and from larger memory.

## 5.2 The op-tables

We can arrange all the instructions in tables, called opcode-tables, based on their identifier byte.

The Game Boy has 2 op-tables which are shown in Figure 1. Instructions with similar behaviors have been marked with the same color. Since a single byte (one op-table) was insufficient to cover all instructions, an additional table was made, which however uses 2-byte instructions, with the first one always being *0xCB* in hexadecimal (acting as a prefix), covering all bit operations.

By briefly examining the different instructions, you can see that most of them perform the following operations:

1. Loading values into registers
2. Adding and subtracting values between registers
3. Reading from and writing to memory
4. Comparing values and manipulating individual bits in registers

Obviously other instructions also do other kinds of operations but, as I have said above, most of them operate on the CPU registers.

## 8-bit opcodes

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	xB	xC	xD	xE	xF
0x	NOP 1 4 ----	LD BC,d16 3 12 ----	LD (BC),A 1 8 ----	INC BC 1 8 ----	INC B 1 4 Z 0 H -	DEC B 1 4 Z 1 H -	LD B,d8 2 8 ----	RLCA 1 4 0 0 0 C	LD (a16),SP 3 20 ----	ADD HL,BC 1 8 0 0 H C	LD A,(BC) 1 8 ----	DEC BC 1 8 Z 0 H -	INC C 1 4 Z 1 H -	DEC C 1 4 Z 1 H -	LD C,d8 2 8 ----	RRCa 1 4 0 0 0 C
1x	STOP 0 2 4 ----	LD DE,d16 3 12 ----	LD (DE),A 1 8 ----	INC DE 1 8 ----	INC D 1 4 Z 0 H -	DEC D 1 4 Z 1 H -	LD D,d8 2 8 0 0 0 C	RLA 1 4 0 0 0 C	LD A,(DE) 1 8 ----	ADD HL,DE 1 8 0 0 H C	LD A,(DE) 1 8 ----	DEC DE 1 8 Z 0 H -	INC E 1 4 Z 0 H -	DEC E 1 4 Z 1 H -	LD E,d8 2 8 ----	RRA 1 4 0 0 0 C
2x	JR NZ,r8 2 12/r8 ----	LD HL,d16 3 12 ----	LD (HL+),A 1 8 ----	INC HL 1 8 Z 0 H -	INC H 1 4 Z 1 H -	DEC H 1 4 Z 1 H -	LD H,d8 2 8 ----	DAA 1 4 Z 0 C	JR Z,r8 2 12/r8 ----	ADD HL,r8 1 8 0 0 H C	LD A,(HL+) 1 8 ----	DEC HL 1 8 Z 0 H -	INC L 1 4 Z 1 H -	DEC L 1 4 Z 1 H -	LD L,d8 2 8 ----	CPL 1 4 Z 1 H -
3x	JR NC,r8 2 12/r8 ----	LD SP,d16 3 12 ----	LD (HL-),A 1 8 ----	INC SP 1 8 Z 0 H -	INC (HL) 1 12 Z 1 H -	DEC (HL) 1 12 Z 1 H -	LD (HL),d8 2 12 0 0 1	SCF 1 4 Z 0 1	JR C,r8 2 12/r8 ----	ADD HL,SP 1 8 0 0 H C	LD A,(HL-) 1 8 ----	DEC SP 1 8 Z 0 H -	INC A 1 4 Z 0 H -	DEC A 1 4 Z 1 H -	LD A,d8 2 8 ----	CCF 1 4 Z 0 0 C
4x	LD B,r8 1 4 ----	LD B,C 1 4 ----	LD B,D 1 4 ----	LD B,E 1 4 ----	LD B,H 1 4 ----	LD B,L 1 4 ----	LD B,(HL) 1 4 ----	LD B,A 1 4 ----	LD C,r8 1 4 ----	LD C,C 1 4 ----	LD C,D 1 4 ----	LD C,E 1 4 ----	LD C,H 1 4 ----	LD C,L 1 4 ----	LD C,(HL) 1 4 ----	LD C,A 1 4 ----
5x	LD D,r8 1 4 ----	LD D,C 1 4 ----	LD D,D 1 4 ----	LD D,E 1 4 ----	LD D,H 1 4 ----	LD D,L 1 4 ----	LD D,(HL) 1 4 ----	LD D,A 1 4 ----	LD E,r8 1 4 ----	LD E,C 1 4 ----	LD E,D 1 4 ----	LD E,E 1 4 ----	LD E,H 1 4 ----	LD E,L 1 4 ----	LD E,(HL) 1 4 ----	LD E,A 1 4 ----
6x	LD H,r8 1 4 ----	LD H,C 1 4 ----	LD H,D 1 4 ----	LD H,E 1 4 ----	LD H,H 1 4 ----	LD H,L 1 4 ----	LD H,(HL) 1 4 ----	LD H,A 1 4 ----	LD L,r8 1 4 ----	LD L,C 1 4 ----	LD L,D 1 4 ----	LD L,E 1 4 ----	LD L,H 1 4 ----	LD L,L 1 4 ----	LD L,(HL) 1 4 ----	LD L,A 1 4 ----
7x	LD (HL),B 1 8 ----	LD (HL),C 1 8 ----	LD (HL),D 1 8 ----	LD (HL),E 1 8 ----	LD (HL),H 1 8 ----	LD (HL),L 1 8 ----	HALT 1 4 ----	LD (HL),A 1 8 ----	LD A,B 1 4 ----	LD A,C 1 4 ----	LD A,D 1 4 ----	LD A,E 1 4 ----	LD A,H 1 4 ----	LD A,L 1 4 ----	LD A,(HL) 1 8 ----	LD A,A 1 4 ----
8x	ADD A,B 1 4 Z 0 H C	ADD A,C 1 4 Z 0 H C	ADD A,D 1 4 Z 0 H C	ADD A,E 1 4 Z 0 H C	ADD A,H 1 4 Z 0 H C	ADD A,L 1 4 Z 0 H C	ADD A,(HL) 1 8 Z 0 H C	ADD A,A 1 4 Z 0 H C	ADC A,B 1 4 Z 0 H C	ADC A,C 1 4 Z 0 H C	ADC A,D 1 4 Z 0 H C	ADC A,E 1 4 Z 0 H C	ADC A,H 1 4 Z 0 H C	ADC A,L 1 4 Z 0 H C	ADC A,(HL) 1 8 Z 0 H C	ADC A,A 1 4 Z 0 H C
9x	SUB B 1 4 Z 1 H C	SUB C 1 4 Z 1 H C	SUB D 1 4 Z 1 H C	SUB E 1 4 Z 1 H C	SUB H 1 4 Z 1 H C	SUB L 1 4 Z 1 H C	SUB (HL) 1 8 Z 1 H C	SUB A 1 4 Z 1 H C	SBC A,B 1 4 Z 1 H C	SBC A,C 1 4 Z 1 H C	SBC A,D 1 4 Z 1 H C	SBC A,E 1 4 Z 1 H C	SBC A,H 1 4 Z 1 H C	SBC A,L 1 4 Z 1 H C	SBC A,(HL) 1 8 Z 1 H C	SBC A,A 1 4 Z 1 H C
ax	AND B 1 4 Z 0 1 0	AND C 1 4 Z 0 1 0	AND D 1 4 Z 0 1 0	AND E 1 4 Z 0 1 0	AND H 1 4 Z 0 1 0	AND L 1 4 Z 0 1 0	AND (HL) 1 8 Z 0 1 0	AND A 1 4 Z 0 0 0	XOR B 1 4 Z 0 0 0	XOR C 1 4 Z 0 0 0	XOR D 1 4 Z 0 0 0	XOR E 1 4 Z 0 0 0	XOR H 1 4 Z 0 0 0	XOR L 1 4 Z 0 0 0	XOR (HL) 1 8 Z 0 0 0	XOR A 1 4 Z 0 0 0
bx	OR B 1 4 Z 0 0 0	OR C 1 4 Z 0 0 0	OR D 1 4 Z 0 0 0	OR E 1 4 Z 0 0 0	OR H 1 4 Z 0 0 0	OR L 1 4 Z 0 0 0	OR (HL) 1 8 Z 0 0 0	OR A 1 4 Z 0 0 0	CP B 1 4 Z 1 H C	CP C 1 4 Z 1 H C	CP D 1 4 Z 1 H C	CP E 1 4 Z 1 H C	CP H 1 4 Z 1 H C	CP L 1 4 Z 1 H C	CP (HL) 1 8 Z 1 H C	CP A 1 4 Z 1 H C
Cx	RET NZ 1 20/r8 ----	POP BC 1 12 3 16/12 ----	JP NZ,r16 3 16/12 ----	JP r16 3 16 ----	CALL NZ,r16 3 24/12 ----	PUSH BC 1 16 Z 0 H C	ADD A,d8 1 16 Z 0 H C	RST 00H 1 16 Z 0 H C	RET Z 1 20/r8 0 0 H C	RET 1 16 Z 0 0 C	JP Z,r16 3 16/12 ----	PREFIX CB 1 16 Z 0 0 C	CALL Z,r16 3 24/12 ----	CALL r16 3 24 ----	ADC A,d8 1 16 Z 0 0 0	RST 00H 1 16 Z 0 0 0
Dx	RET NC 1 20/r8 ----	POP DE 1 12 3 16/12 ----	JP NC,r16 3 16/12 ----	JP r16 3 16 ----	CALL NC,r16 3 24/12 ----	PUSH DE 1 16 Z 1 H C	SUB d8 2 8 Z 1 H C	RST 10H 1 16 Z 1 H C	RET C 1 20/r8 0 0 H C	RETJ 1 16 Z 1 H C	JP C,r16 3 16/12 ----	CALL C,r16 3 24/12 ----	SBC A,d8 2 8 Z 1 H C	SBC A,r16 3 24 ----	SBC A,d8 2 8 Z 1 H C	RST 10H 1 16 Z 1 H C
Ex	LDH (a8),A 2 12 ----	POP HL 1 12 Z 0 0 -	LD (C),A 2 8 ----	----	----	PUSH HL 1 16 Z 0 0 -	AND SP,r8 2 8 Z 0 0 -	RST 20H 1 16 Z 0 0 -	ADD SP,r8 2 16 Z 0 0 -	JP (HL) 3 16 Z 0 0 -	LD (a16),A 3 16 Z 0 0 -	----	XOR d8 2 8 Z 0 0 -	----	XOR SP,r8 2 8 Z 0 0 -	RST 20H 1 16 Z 0 0 -
Fx	LDH A,(a8) 2 12 Z N H C	POP AF 1 12 Z N H C	LD A,(C) 2 8 ----	DI 1 4 ----	----	PUSH AF 1 16 Z 0 0 -	OR d8 2 8 Z 0 0 -	RST 30H 1 16 Z 0 0 -	LD HL,SP,r8 2 12 0 0 H C	LD SP,HL 3 16 Z 0 0 -	LD A,(a16) 3 16 Z 0 0 -	EI 1 4 ----	----	----	CP d8 2 8 Z 1 H C	RST 30H 1 16 Z 0 0 -

## 16-bit opcodes, where the first 8 bits are 0xCB

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	xB	xC	xD	xE	xF
0x	RLC B 2 8 Z 0 0 C	RLC C 2 8 Z 0 0 C	RLC D 2 8 Z 0 0 C	RLC E 2 8 Z 0 0 C	RLC H 2 8 Z 0 0 C	RLC L 2 8 Z 0 0 C	RLC (HL) 2 16 Z 0 0 C	RLC A 2 8 Z 0 0 C	RRC B 2 8 Z 0 0 C	RRC C 2 8 Z 0 0 C	RRC D 2 8 Z 0 0 C	RRC E 2 8 Z 0 0 C	RRC H 2 8 Z 0 0 C	RRC L 2 8 Z 0 0 C	RRC (HL) 2 16 Z 0 0 C	RRC A 2 8 Z 0 0 C
1x	RL B 2 8 Z 0 0 C	RL C 2 8 Z 0 0 C	RL D 2 8 Z 0 0 C	RL E 2 8 Z 0 0 C	RL H 2 8 Z 0 0 C	RL L 2 8 Z 0 0 C	RL (HL) 2 16 Z 0 0 C	RL A 2 8 Z 0 0 C	RR B 2 8 Z 0 0 C	RR C 2 8 Z 0 0 C	RR D 2 8 Z 0 0 C	RR E 2 8 Z 0 0 C	RR H 2 8 Z 0 0 C	RR L 2 8 Z 0 0 C	RR (HL) 2 16 Z 0 0 C	RR A 2 8 Z 0 0 C
2x	SLA B 2 8 Z 0 0 C	SLA C 2 8 Z 0 0 C	SLA D 2 8 Z 0 0 C	SLA E 2 8 Z 0 0 C	SLA H 2 8 Z 0 0 C	SLA L 2 8 Z 0 0 C	SLA (HL) 2 16 Z 0 0 C	SLA A 2 8 Z 0 0 C	SRA B 2 8 Z 0 0 C	SRA C 2 8 Z 0 0 C	SRA D 2 8 Z 0 0 C	SRA E 2 8 Z 0 0 C	SRA H 2 8 Z 0 0 C	SRA L 2 8 Z 0 0 C	SRA (HL) 2 16 Z 0 0 C	SRA A 2 8 Z 0 0 C
3x	SWAP B 2 8 Z 0 0 0	SWAP C 2 8 Z 0 0 0	SWAP D 2 8 Z 0 0 0	SWAP E 2 8 Z 0 0 0	SWAP H 2 8 Z 0 0 0	SWAP L 2 8 Z 0 0 0	SWAP (HL) 2 16 Z 0 0 0	SWAP A 2 8 Z 0 0 0	SRL B 2 8 Z 0 0 C	SRL C 2 8 Z 0 0 C	SRL D 2 8 Z 0 0 C	SRL E 2 8 Z 0 0 C	SRL H 2 8 Z 0 0 C	SRL L 2 8 Z 0 0 C	SRL (HL) 2 16 Z 0 0 C	SRL A 2 8 Z 0 0 C
4x	BIT 0,B 2 8 Z 0 1 -	BIT 0,C 2 8 Z 0 1 -	BIT 0,D 2 8 Z 0 1 -	BIT 0,E 2 8 Z 0 1 -	BIT 0,H 2 8 Z 0 1 -	BIT 0,L 2 8 Z 0 1 -	BIT 0,(HL) 2 16 Z 0 1 -	BIT 0,A 2 8 Z 0 1 -	BIT 1,B 2 8 Z 0 1 -	BIT 1,C 2 8 Z 0 1 -	BIT 1,D 2 8 Z 0 1 -	BIT 1,E 2 8 Z 0 1 -	BIT 1,H 2 8 Z 0 1 -	BIT 1,L 2 8 Z 0 1 -	BIT 1,(HL) 2 16 Z 0 1 -	BIT 1,A 2 8 Z 0 1 -
5x	BIT 2,B 2 8 Z 0 1 -	BIT 2,C 2 8 Z 0 1 -	BIT 2,D 2 8 Z 0 1 -	BIT 2,E 2 8 Z 0 1 -	BIT 2,H 2 8 Z 0 1 -	BIT 2,L 2 8 Z 0 1 -	BIT 2,(HL) 2 16 Z 0 1 -	BIT 2,A 2 8 Z 0 1 -	BIT 3,B 2 8 Z 0 1 -	BIT 3,C 2 8 Z 0 1 -	BIT 3,D 2 8 Z 0 1 -	BIT 3,E 2 8 Z 0 1 -	BIT 3,H 2 8 Z 0 1 -	BIT 3,L 2 8 Z 0 1 -	BIT 3,(HL) 2 16 Z 0 1 -	BIT 3,A 2 8 Z 0 1 -
6x	BIT 4,B 2 8 Z 0 1 -	BIT 4,C 2 8 Z 0 1 -	BIT 4,D 2 8 Z 0 1 -	BIT 4,E 2 8 Z 0 1 -	BIT 4,H 2 8 Z 0 1 -	BIT 4,L 2 8 Z 0 1 -	BIT 4,(HL) 2 16 Z 0 1 -	BIT 4,A 2 8 Z 0 1 -	BIT 5,B 2 8 Z 0 1 -	BIT 5,C 2 8 Z 0 1 -	BIT 5,D 2 8 Z 0 1 -	BIT 5,E 2 8 Z 0 1 -	BIT 5,H 2 8 Z 0 1 -	BIT 5,L 2 8 Z 0 1 -	BIT 5,(HL) 2 16 Z 0 1 -	BIT 5,A 2 8 Z 0 1 -
7x	BIT 6,B 2 8 Z 0 1 -	BIT 6,C 2 8 Z 0 1 -	BIT 6,D 2 8 Z 0 1 -	BIT 6,E 2 8 Z 0 1 -	BIT 6,H 2 8 Z 0 1 -	BIT 6,L 2 8 Z 0 1 -	BIT 6,(HL) 2 16 Z 0 1 -	BIT 6,A 2 8 Z 0 1 -	BIT 7,B 2 8 Z 0 1 -	BIT 7,C 2 8 Z 0 1 -	BIT 7,D 2 8 Z 0 1 -	BIT 7,E 2 8 Z 0 1 -	BIT 7,H 2 8 Z 0 1 -	BIT 7,L 2 8 Z 0 1 -	BIT 7,(HL) 2 16 Z 0 1 -	BIT 7,A 2 8 Z 0 1 -
8x	RES 0,B 2 8 Z 0 0 -	RES 0,C 2 8 Z 0 0 -	RES 0,D 2 8 Z 0 0 -	RES 0,E 2 8 Z 0 0 -	RES 0,H 2 8 Z 0 0 -	RES 0,L 2 8 Z 0 0 -	RES 0,(HL) 2 16 Z 0 0 -	RES 0,A 2 8 Z 0 0 -	RES 1,B 2 8 Z 0 0 -	RES 1,C 2 8 Z 0 0 -	RES 1,D 2 8 Z 0 0 -	RES 1,E 2 8 Z 0 0 -	RES 1,H 2 8 Z 0 0 -	RES 1,L 2 8 Z 0 0 -	RES 1,(HL) 2 16 Z 0 0 -	RES 1,A 2 8 Z 0 0 -
9x	RES 2,B 2 8 Z 0 0 -	RES 2,C 2 8 Z 0 0 -	RES 2,D 2 8 Z 0 0 -	RES 2,E 2 8 Z 0 0 -	RES 2,H 2 8 Z 0 0 -	RES 2,L 2 8 Z 0 0 -	RES 2,(HL) 2 16 Z 0 0 -	RES 2,A 2 8 Z 0 0 -	RES 3,B 2 8 Z 0 0 -	RES 3,C 2 8 Z 0 0 -	RES 3,D 2 8 Z 0 0 -	RES 3,E 2 8 Z 0 0 -	RES 3,H 2 8 Z 0 0 -	RES 3,L 2 8 Z 0 0 -	RES 3,(HL) 2 16 Z 0 0 -	RES 3,A 2 8 Z 0 0 -
ax	RES 4,B 2 8 Z 0 0 -	RES 4,C 2 8 Z 0 0 -	RES 4,D 2 8 Z 0 0 -	RES 4,E 2 8 Z 0 0 -	RES 4,H 2 8 Z 0 0 -	RES 4,L 2 8 Z 0 0 -	RES 4,(HL) 2 16 Z 0 0 -	RES 4,A 2 8 Z 0 0 -	RES 5,B 2 8 Z 0 0 -	RES 5,C 2 8 Z 0 0 -	RES 5,D 2 8 Z 0 0 -	RES 5,E 2 8 Z 0 0 -	RES 5,H 2 8 Z 0 0 -	RES 5,L 2 8 Z 0 0 -	RES 5,(HL) 2 16 Z 0 0 -	RES 5,A 2 8 Z 0 0 -
bx	RES 6,B 2 8 Z 0 0 -	RES 6,C 2 8 Z 0 0 -	RES 6,D 2 8 Z 0 0 -	RES 6,E 2 8 Z 0 0 -	RES 6,H 2 8 Z 0 0 -	RES 6,L 2 8 Z 0 0 -	RES 6,(HL) 2 16 Z 0 0 -	RES 6,A 2 8 Z 0 0 -	RES 7,B 2 8 Z 0 0 -	RES 7,C 2 8 Z 0 0 -	RES 7,D 2 8 Z 0 0 -	RES 7,E 2 8 Z 0 0 -	RES 7,H 2 8 Z 0 0 -	RES 7,L 2 8 Z 0 0 -	RES 7,(HL) 2 16 Z 0 0 -	RES 7,A 2 8 Z 0 0 -
Cx	SET 0,B 2 8 Z 0 0 -	SET 0,C 2 8 Z 0 0 -	SET 0,D 2 8 Z 0 0 -	SET 0,E 2 8 Z 0 0 -	SET 0,H 2 8 Z 0 0 -	SET 0,L 2 8 Z 0 0 -	SET 0,(HL) 2 16 Z 0 0 -	SET 0,A 2 8 Z 0 0 -	SET 1,B 2 8 Z 0 0 -	SET 1,C 2 8 Z 0 0 -	SET 1,D 2 8 Z 0 0 -	SET 1,E 2 8 Z 0 0 -	SET 1,H 2 8 Z 0 0 -	SET 1,L 2 8 Z 0 0 -	SET 1,(HL) 2 16 Z 0 0 -	SET 1,A 2 8 Z 0 0 -
Dx	SET 2,B 2 8 Z 0 0 -	SET 2,C 2 8 Z 0 0 -	SET 2,D 2 8 Z 0 0 -	SET 2,E 2 8 Z 0 0 -	SET 2,H 2 8 Z 0 0 -	SET 2,L 2 8 Z 0 0 -	SET 2,(HL) 2 16 Z 0 0 -	SET 2,A 2 8 Z 0 0 -	SET 3,B 2 8 Z 0 0 -	SET 3,C 2 8 Z 0 0 -	SET 3,D 2 8 Z 0 0 -	SET 3,E 2 8 Z 0 0 -	SET 3,H 2 8 Z 0 0 -	SET 3,L 2 8 Z 0 0 -	SET 3,(HL) 2 16 Z 0 0 -	SET 3,A 2 8 Z 0 0 -
Ex	SET 4,B 2 8 Z 0 0 -	SET 4,C 2 8 Z 0 0 -	SET 4,D 2 8 Z 0 0 -	SET 4,E 2 8 Z 0 0 -	SET 4,H 2 8 Z 0 0 -	SET 4,L 2 8 Z 0 0 -	SET 4,(HL) 2 16 Z 0 0 -	SET 4,A 2 8 Z 0 0 -	SET 5,B 2 8 Z 0 0 -	SET 5,C 2 8 Z 0 0 -	SET 5,D 2 8 Z 0 0 -	SET 5,E 2 8 Z 0 0 -	SET 5,H 2 8 Z 0 0 -	SET 5,L 2 8 Z 0 0 -	SET 5,(HL) 2 16 Z 0 0 -	SET 5,A 2 8 Z 0 0 -
Fx	SET 6,B 2 8 Z 0 0 -	SET 6,C 2 8 Z 0 0 -	SET 6,D 2 8 Z 0 0 -	SET 6,E 2 8 Z 0 0 -	SET 6,H 2 8 Z 0 0 -	SET 6,L 2 8 Z 0 0 -	SET 6,(HL) 2 16 Z 0 0 -	SET 6,A 2 8 Z 0 0 -	SET 7,B 2 8 Z 0 0 -	SET 7,C 2 8 Z 0 0 -	SET 7,D 2 8 Z 0 0 -	SET 7,E 2 8 Z 0 0 -	SET 7,H 2 8 Z 0 0 -	SET 7,L 2 8 Z 0 0 -	SET 7,(HL) 2 16 Z 0 0 -	SET 7,A 2 8 Z 0 0 -

Figure 1: Game Boy opcode-tables

It is important to say that some operations depend of results coming from previous instructions. These results are saved in the so called *flags*. Each flag would be represented by a single bit, which is set to 1 when active, and all the flags are stored together inside the *F* register. Later, we will see that for simplicity I chose to use a separate variable for each flag, instead of using a single *F* variable.

These flags are:

Bit*	Name	Description
7	zf	Zero flag
6	n	Add/sub flag
5	h	Half carry flag
4	cy	Carry flag
3-0	-	Not used

\*bit position inside the *F* register

Table 3: DMG-CPU flags

1. **Zero flag**

Set if the result of an operation is 0

Used for conditional jumps

2. **Add/sub flag**

1 if the previous operation was an addition, 0 if it was a subtraction

Used for DAA instructions only

3. **Half carry flag**

Set when there is a carry between the lower 4 bits of the operands during an arithmetic operation. It indicates that the lower nibble (4 bits) has overflowed.

4. **Carry flag**

Set when an arithmetic operation causes a carry beyond the most significant bit of a byte (either the first or the second one in 16-bit operations) in addition, or a borrow when subtracting. Also set when a rotate/shift operation has shifted out a 1.

Instructions also can take different amount of clock cycles to execute. (TODO)

## 5.3 Implementation

Thus, the first task I had to do was to implement every single instruction shown above, so that my virtual CPU would imitate the original Game Boy processor behavior.

```
1 struct CPU {
2     Byte A, B, C, D, E, H, L;
3
4     Word SP;
5     Word PC;
6
7     // flags
8     Byte z, n, h, c, IME;
9
10    Byte fetch_byte(u32& cycles, Memory& mem);
11    Word fetch_word(u32& cycles, Memory& mem);
12    Byte read_byte(Word addr, u32& cycles, Memory& mem);
13    void write_byte(Word addr, Byte data, u32& cycles, Memory& mem)
14    ;
15    void write_word(Word addr, Word data, u32& cycles, Memory& mem)
16    ;
17
18    // ... Functions to execute different bit manipulations
19
20    // ... List of all instructions written as
21    // static constexpr Byte INS_[INSTRUCTION] = [OP-CODE];
22
23    // ... Functions to handle interrupts (we will discuss them
24    // later)
25
26    // Executes an instruction
27    void exec_op(u32&, Memory&);
28
29    // Gets called by the main loop
30    u32 execute(Memory& mem);
31 }
```

This is the CPU structure, as you can see I defined all the registers and flags and I also implemented some utility functions.

The two functions we need to focus on now are the **execute** and the **exec\_op** function.

The **execute** function is called by the main loop and, besides executing an instruction, it also handles interrupts.

```
1 u32 CPU::execute(Memory& mem) {
2     u32 cycles = 0;
3
4     handle_interrupts(mem);
5     exec_op(cycles, mem);
6
7     // Handling the cartdrige after the boot program is done (we
8     // will see it later)
9     if (PC == 0x100 && is_boot) {
10         for (int i = 0; i < 0x100; ++i) {
11             mem[i] = rom_first[i];
12         }
13         is_boot = false;
14     }
15     return cycles;
16 }
```

While the **exec\_op** is responsible for handling the operations.

```
1 void CPU::exec_op(u32 &cycles, Memory& mem) {
2     switch (Byte ins = fetch_byte(cycles, mem)) {
3         case INS_LD_BL: {
4             B = L;
5             break;
6         }
7         case INS_LD_BHL: {
8             Word addr = L | (H << 8);
9             B = read_byte(addr, cycles, mem);
10            break;
11        }
12        case INS_LD_BA: {
13            B = A;
14            break;
15        }
16        case INS_LD_BN: {
17            B = fetch_byte(cycles, mem);
18            break;
19        }
20        case INS_ADD_AB: {
21            n = 0;
22            h = ((A & 0xF) + (B & 0xF)) > 0xF;
23            c = (u32)((A & 0xFF) + (B & 0xFF)) > 0xFF;
24            A += B;
25            z = A == 0;
26            break;
27        }
28        // Just some examples of instructions, you can see the
29        // whole implementation in cpu/cpu_ops.cpp
30    }
```

## 6 Debugging the CPU

It was now time to test if my CPU worked, I decided to do so by giving the Game Boy boot program to my emulator and see how it would behave.

### 6.1 The boot ROM

The Game Boy has a little program burned inside the CPU that gets executed when the console is powered on and, among other things, shows the Nintendo® logo. This code is exactly **256 bytes** and is stored in the first 256 addresses (from 0000-00FF in hexadecimal).

I decided to download the binary file and start disassembling by myself and studying from scratch.

(DISASSEMBLY MAYBE)

### 6.2 Boot code analysis

For anyone interested, I will attach my disassembly along with some comments and thoughts I jotted down while studying it.

Anyways, here is what the code does:

1. Resets VRAM
2. Sets the audio to play the famous "ba-ding!" sound
3. Loads the Nintendo logo from the game cartridge into VRAM to display it on screen
4. Scrolls the logo
5. Checks if the Nintendo logo is correct by comparing it with its own version; if not, the Game Boys stops executing.

Note that the Nintendo logo is put in the Background layer—this detail will become clearer once we get to the PPU implementation.

For now, anyway, I would like to take a moment to focus on some peculiar things that are happening in this code that I have not been able to explain. The Game Boys contains the entire Nintendo logo (including the registered trademark), but it only displays the R symbol on screen, while the "Nintendo" text is loaded from the game cartridge. Additionally, the logo is displayed on screen **before** it is checked for correctness.

### 6.3 The execution so far

With this being said, I finally loaded the boot ROM into memory and started executing.

```
1 void CPU::load_bootup(const char *filename, Memory &mem) {
2     std::ifstream file;
3     file.open(filename, std::ios::in | std::ios::binary);
4
5     if (file.is_open()) {
6         for (size_t i = 0; i < 0x100; ++i) {
7             Byte value = 0;
8             file.read((char*)&value, sizeof(char));
9             mem[i] = value;
10        }
11    } else {
12        std::cerr << "Failed to open file " << filename << std::
13        endl;
14    }
15    file.close();
16    is_boot = true;
17 }
```

I checked whether the registers that were supposed to be modified had the correct values to verify if my CPU implementation was accurate—and it was!

The only issue now is that execution stops between addresses **0x64** and **0x68**. Looking at my disassembly, I noticed that the code was looping until register **FF44** reached **0x90**. However, after examining the rest of the code, I saw that this register was never modified, meaning it must be a read-only register managed by another component. This component is the PPU (Pixel Processing Unit) which handles rendering on the display. Since the PPU is rather complex and long to implement, I decided to break it down into sections and follow the order in which I implemented it.

Before working on the PPU, though, I first implemented two simpler components.



## 7 Timers

As the name suggests, timers are in charge of measuring time and execute some code every certain time. One classic application that uses timers is a game where (pseudo) randomness is involved. We can get a random value every time we try to read the DIV register (the core counter) for example, because games execution follows an unpredictable order and because instructions take different amount of clock cycles to complete, the value in the DIV register will likely be at a different value each time.

### 7.1 Structure

The timer has **four** mapped registers, two of them are for counting, while the other two are for configuring them.

#### 7.1.1 DIV

The DIV register is mapped to address **0xFF04** and is the core of the whole system. Internally, it is a 16-bit counter which is incremented every single clock cycle, although only the upper 8 bits are mapped to memory. The DIV register can be read from at anytime, writing to it will reset the whole 16-bit register to 0.

#### 7.1.2 TIMA

TIMA is a little more complex and gives us the possibility to count at different rates. It is mapped to address **0xFF05** and can be configured using the two registers TMA and TAC.

#### 7.1.3 TAC

This register controls the behavior of TIMA and is mapped to address **0xFF07**.

	7 6 5 4 3	2	1 0
TAC		Enable	Clock select

Table 4: TAC flags

Bit 2 just enables or disables TIMA's counting, while bits 1 and 0 set TIMA's incrementing frequency. Notice that 1 M-Cycle is equal to 4 clock cycles.

Clock select	Frequency
00	256 M-Cycles
01	4 M-Cycles
10	16 M-Cycles
11	64 M-Cycles

Table 5: TAC flags

#### 7.1.4 TMA

TMA is mapped to register **0xFF06**. When TIMA overflows, it is reset to the value stored in the TMA register and an interrupt is requested (we will then see later). An example of use can be the following: if TMA is set to 0xFF and the frequency set in TAC is 256 M-Cycles, some piece of code gets executed every 256 M-Cycles.

#### 7.1.5 Timing behaviors

When TIMA overflows, it does not get reset instantly. Instead, it contains a value of zero and waits for a duration of four clock cycles before it is updated. This update can be **aborted** by writing **any** value to TIMA during these four clock cycles. In this case, TIMA keeps the value that was written and an interrupt does **not** get requested. However, if TIMA is written on the **same** clock cycle on which the reload occurs, the write is ignored. While if TMA is written on the same clock cycle on which the reload occurs, TMA is updated **before** its value is loaded into TIMA.

## 7.2 Implementation

I decided not to implement these oddities, although I **did** implement the TIMA overflow abort.

The **update** function structure is the following.

```

1 void Timers::update(u32 cycles, Memory& mem) {
2     // the cycles parameter is the number of M-Cycles
3     // Which then gets multiplied by 4 to get the number of clock
    cycles
4     for (u32 i = 0; i < cycles * 4; ++i) {
5         // if someone writes into DIV, the register gets reset to 0
6         if (mem[DIV_REG] != ((DIV >> 8) & 0xFF))
7             DIV = 0;
8
9         // Incrementing DIV
10        DIV++;
11        mem[DIV_REG] = (DIV >> 8) & 0xFF;
12
13        if (!tima_overflow) {
14            // Check if TIMA needs to be incremented
15
16            // ... condition logic
17
18            if (is_increment) {
19                const Byte tima_value = ++mem[TIMA_REG];
20                if (tima_value == 0) {
21                    tima_overflow = true;
22                }
23            }
24        } else {
25            // Handle TIMA overflow
26            tima_overflow_cycles++;
27
28            if (tima_overflow_cycles == 4) {
29                mem[TIMA_REG] = mem[TMA_REG];
30                mem[IF_REG] |= 1 << 2; // Calling interrupt
31                tima_overflow = false;
32                tima_overflow_cycles = 0;
33            } else {
34                if (mem[TIMA_REG] != 0) {
35                    // overflow aborted
36                    tima_overflow = false;
37                    tima_overflow_cycles = 0;
38                }
39            }
40        }
41    }
42 }

```

## 8 Interrupts

An Interrupt is a signal sent to the CPU by other components, temporarily pausing the CPU current execution to handle an urgent task. Once the task is completed, the CPU resumes what it was doing. Interrupts are still present in modern processors and are used to notify the Operating System when an event occurs. They can also be triggered by a subprogram to request OS services. For those familiar with assembly, calling an interrupt is equivalent to making a **syscall**, such as writing output to the terminal.

### 8.1 How they work

When a component wants to trigger an interrupt, it sets the CPU interrupt pin to HIGH. If the CPU acknowledges the request, the component is then allowed to place an 8-bit vector on the data bus, specifying the type of interrupt that occurred.

It is important to specify that an interrupt is acknowledged **only** if the IME flag is set. IME (Interrupt Master Enable) is a flag internal to the CPU, it cannot be read in any way and can only be modified by some instructions or events. For example, IME is set to 0 (interrupts are disabled) while an interrupt routine is being executed, preventing new interrupts from being triggered until that routine finishes. A component requests an interrupt by writing to the **IF** (Interrupt Flag) register, where each bit represents a different type of interrupt. Additionally, the **IE** (Interrupt Enable) register, which is configurable by the programmer, specifies which interrupt the CPU should handle.

The CPU executes the interrupt handler **only** if:

1. The corresponding bit is set in both **IF** and **IE** registers.
2. **IME** is set to 1 (interrupts are enabled).

### 8.2 Types of interrupts

These are the different types of interrupts, each with a specific address where the handler execution code begins.

#### 8.2.1 VBlank

This interrupt is requested every time the Game Boy enters the VBlank mode, we will see it when we will talk about the PPU. It occurs around 59.7 times per second and starts at address **0x0040**.

#### 8.2.2 LCD STAT

This interrupt can be configured using register **0xFF41** to choose when it should be triggered (again, we will talk about it with the PPU). A STAT interrupt will be triggered only if there is a transition from LOW to HIGH on the STAT interrupt line. Its handler address is **0x0048**.

### 8.2.3 Timer

As described in the Timers section, this interrupt occurs every time TIMA overflows. Its handler address is **0x0050**.

### 8.2.4 Serial

The serial interrupt is requested when a serial data transfer is completed. Two Game Boy systems could communicate using a link cable, this thing is not implemented in the emulator, thus the interrupt is never requested. Its handler address is **0x0058**.

### 8.2.5 Joypad

The Joypad interrupt is requested when any of the bits in the Joypad register changes from HIGH to LOW. As we will see later when we will talk about Joypad emulation, this happens when a button is pressed. Its handler address is **0x0060**.

## 8.3 IF and IE registers

The IE register is located at **0xFFFF** and controls whether an interrupt handler may be called.

	7	6	5	4	3	2	1	0
IE				Joypad	Serial	Timer	LCD STAT	VBlank

Table 6: IE flags

While the IF register is located at **0xFF0F** and controls whether an interrupt handle is being requested.

	7	6	5	4	3	2	1	0
IF				Joypad	Serial	Timer	LCD STAT	VBlank

Table 7: IF flags

In case more than one interrupt is requested at the same time, the one with the highest priority is serviced first. The priorities follow the order of the bits in the IE and IF registers, with bit 0 (VBlank) having the highest priority and bit 4 having the lowest one.

## 8.4 Implementation

This is the **handle\_interrupts** function that, as we saw before, is called by the CPU **update** function.

```
1 void CPU::handle_interrupts(Memory& mem) {
2     if (IME == 0)
3         return;
4
5     Byte IE = mem[IE_REG];
6     Byte IF = mem[IF_REG];
7
8     if (is_vblank_int(IE, IF)) {
9         ack_int(mem, 0);
10        call_int(mem, 0x0040);
11        return;
12    }
13
14    bool lcd = is_lcd_int(IE, IF);
15    if (lcd && !old_lcd_int_flag) {
16        ack_int(mem, 1);
17        call_int(mem, 0x0040);
18        old_lcd_int_flag = lcd;
19        return;
20    }
21    old_lcd_int_flag = lcd;
22
23    if (is_timer_int(IE, IF)) {
24        ack_int(mem, 2);
25        call_int(mem, 0x0050);
26        return;
27    }
28
29    if (is_joypad_int(IE, IF)) {
30        ack_int(mem, 4);
31        call_int(mem, 0x0060);
32    }
33 }
```

## 9 PPU – Very basic start

It was finally time to work on the PPU and ensure the boot ROM could continue executing properly.

### 9.1 General introduction

The PPU has been mentioned many times so far because it is the second most important component inside the Game Boy—and also the most complex, even more so than the CPU.

When I first began working on this component I did not aim to render anything on the screen immediately. My initial goal was merely to bypass the code segment that was blocking the boot execution, which involved a specific register. However, we first need some theory and some basic knowledge to understand how the PPU works.

#### 9.1.1 The screen

The original Game Boy display was a 160x144 pixel LCD (Liquid Crystal Display), which could display up to 4 different shades of gray.

#### 9.1.2 Tiles

However, pixels could not be manipulated individually. Instead, they were grouped into **tiles**—fixed **8x8 pixel textures** that could be placed on the screen within a predefined grid. This resulted in a screen that was 20x18 tiles in size. Since there were only 4 shades of gray, only 2 bits per pixel were required, making each tile **16 bytes** (2 bytes per row). These tiles were stored in VRAM from address **0x8000** to **0x97FF**

## 16 BYTES TILE

3C 3C 42 42 81 81 A5 A5 81 81 99 99 42 42 3C 3C

	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	p		a	i	b	j	c	k	d	l	e	m	f	n	g	o	h	p			
3C 3C	00	11	11	00	00	11	11	00	00	11	11	00	00	11	11	00	00	00	00	11	11	11	11	00	00	00	00	11	11	00	00	00	00			
42 42	01	00	00	10	00	01	00	00	10	00	01	00	00	10	00	01	00	00	11	00	00	00	00	00	00	00	11	00	00	00	11	00	00			
81 81	10	00	00	00	10	00	00	00	10	00	00	00	10	00	00	00	10	11	00	00	00	00	00	00	00	00	00	00	00	11	00	00	11	00		
A5 A5	10	10	01	01	10	10	01	01	10	10	01	01	10	10	01	01	10	11	00	11	00	00	00	11	00	00	11	00	00	11	00	11	00	11	00	
81 81	10	00	00	00	10	00	00	00	10	00	00	00	10	00	00	00	10	11	00	00	00	00	00	00	00	00	00	00	00	11	00	00	11	00		
99 99	10	01	10	01	10	01	10	01	10	01	10	01	10	01	10	01	10	11	00	00	11	11	00	00	11	00	00	11	00	00	11	00	11	00	11	00
42 42	01	00	00	10	00	01	00	00	10	00	01	00	00	10	00	01	00	00	11	00	00	00	00	00	00	00	11	00	00	11	00	00	11	00	00	
3C 3C	00	11	11	00	00	11	11	00	00	11	11	00	00	11	11	00	00	00	00	11	11	11	11	00	00	00	00	11	11	00	00	11	00	00	00	

Figure 2: Tile explanation

### 9.1.3 Display layers

But how do we use these tiles? The Game Boy organizes its display into three separate layers: the **Background**, the **Window** and the **Sprites**.

**The Background** is a 32x32 tile grid. Since the Game Boy can only display a 20x18 tile section, it can be scrolled using **SCX** and **SCY** registers, respectively Scroll X and Scroll Y registers.

**The Window** is another 32x32 tile grid that acts as an overlay over the Background. the position of this Window is determined using the **WX** and **WY** registers, Window X and Window Y respectively.

**Sprites** are the objects that move inside the screen, like the player character in a game. It can be either 1 tile or 2 tiles (8x16 pixels) and they are not limited by the Background or the Window grid. Due to memory size, there can be up to 40 sprites and up to 10 sprites per row.

### 9.1.4 Layers in memory

But where are all of these layers stored?

The Background and Window are stored in two **Background Maps**, located at memory ranges **0x9800-0x9BFF** and **0x9C00-0x9FFF**. Which map represents the Window and which one the Background is configured using the **LCDC register**. Bytes in these maps are organized row by row, with each byte representing a tile via a **tile number**. The first byte corresponds to the top-left tile,



the next one to the tile to its right, and so on.

A **tile number** is merely an index pointing to a tile in the tile data region. There are **two methods** the Game Boy uses to interpret these tile numbers.

1. The **8000 method** treats the tile number as an **unsigned 8-bit integer** and uses it as an offset from the base address **0x8000**. For example, a tile number of 0 would point to the tile that starts at **0x8000**, a tile number of 1 would point to **0x8010** etc.
2. The **8800 method** instead treats the tile number as a **signed 8-bit integer** and offsets it from the base address **0x9000**. Hence, a tile number of 0 would point to **0x9000** while a tile number of 0xFF (-1) would point to **0x8FF0** etc.

The Background and the Window can be configured to use either the 8000 or 8800 method using the **LCDC register**, while the Sprites always use the 8000 one.

Sprites are stored in the region usually called OAM (Object Attribute Memory). This is because each sprite does not just have to include a tile number but it also needs to supply other information. This OAM section ranges from **0xFE00** to **0xFE9F**, each sprite entry is structured as follows:

TODO: maybe add more details about this

1. **Byte 0 - Y-Position**
2. **Byte 1 - X-Position**
3. **Byte 2 - Tile number**
4. **Byte 3 - Sprite flags**

## 9.2 The rendering process

Now that we have a general understanding of how memory is managed by the PPU, we can start discussing the **rendering process**. Keep in mind that for this initial implementation, I did not aim to **actually** create a window and render tiles. Instead, I wanted to **simulate** rendering by updating the registers correctly. The goal was to just **"pretend"** rendering was happening in order to bypass the infinite loop we were stuck in. That is why what I am about to explain will not be exhaustive or complete—for now. More detailed explanations will follow later, in the same order I learned them myself. By the way, this kind of approach mirrors how debugging often works in practice: you implement just enough for things to move forward, then come back to refine later.

### 9.2.1 How tiles are rendered

Although the games organize graphics into tiles, the PPU does not actually set the pixels on a tile-by-tile basis. Instead, frames are rendered row by row—these rows are commonly referred to as **scanlines**. The number of the scanline the

PPU is currently working on is stored in the **LY register**, mapped to address **0xFF44**—exactly the register that was being checked in our infinite loop! The boot program was waiting for the PPU to process the 90th row. Every time a scanline is processed, the PPU cycles through different **modes**. I have decided to explain them in the order they are executed during rendering, rather than by their mode identifier.

**OAM scan** is entered at the beginning of every scanline (except for V-Blank), the PPU looks for sprites that are on the **current scanline** and stores them in a local buffer which can contain up to 10 sprites (this is why only 10 sprites per row are allowed). A sprite check happens every 2 clock cycles for a total amount of 80 clock cycles, since there can be up to 40 sprites.

**Drawing** is the mode in which the PPU actually transfers pixels to the LCD. Due to various factors, the duration of this mode is not fixed—it can take as little as 172 clock cycles, in the best case and up to 289 in the worst case.

**H-Blank** acts as a kind of padding to ensure each scanline takes exactly 456 clock cycles. Nothing significant happens here as the PPU just pauses.

**V-Blank** is a more interesting mode instead. As mentioned earlier, the Game Boy display has 144 visible pixel rows. However, the PPU processes a total of 154 scanlines. The remaining 10 scanlines are part of the V-Blank period. Each of these takes 456 clock cycles—just like a regular scanline—and, similar to H-Blank, nothing really happens. Notice that V-Blank is the only time when the CPU **can safely access VRAM** (although technically it can also be accessed during OAM scan and H-Blank). In later implementations we will see how games use this V-Blank period for **DMA transfers** and much more.

To make everything even clearer, I will include a diagram from the Game Boy Pandocs that visually illustrates the concepts explained above.




Figure 3: PPU modes timing diagram

### 9.2.2 PPU registers

Now let's take a look at the registers that allow the processor to control the PPU.

**LCD Control (LCDC)** is mapped to address **0xFF40** and contains multiple flags that determine what is displayed and how everything is configured.

Bit*	Name	Description
7	LCD Display enable	Setting this bit to 0 <b>disables</b> the PPU and the screen entirely
6	Window Tile Map Select	If set to 1, the Window will use the background map located at <b>0x9C00-0x9FFF</b> ; otherwise, it will use <b>0x9800-0x9BFF</b> .
5	Window Display Enable	Setting this bit to 0 completely hides the Window layer
4	Tile Data Select	Setting this bit to 1 will use the <b>8000 method</b> ; otherwise, it will use the <b>8800 method</b>
3	Background Tile Map Select	Setting this bit to 1 will use the background map located at <b>0x9C00-0x9FFF</b> ; otherwise, it will use <b>0x9800-0x9BFF</b>
2	Sprite Size	By setting this bit to 1, sprites will have a size of 1x2 tiles; otherwise, they will be 1x1 tiles
1	Sprite Enable	Setting this bit to 0 will completely disable sprites
0	Background/Window Enable	Setting this bit to 0 will completely disable the Background <b>and</b> the Window

\*bit position inside the *LCDC* register

Table 8: LCD Control register flags

**LCD Status** is mapped to address **0xFF41** and provides both configuration options for the STAT interrupt (previously explained) and information about the current status of the PPU.

Bit*	Name	Description
7	Unused	Always 1
6	LYC=LY Condition	Fires a STAT interrupt whenever LY register value is equal to LYC register value
5	Mode 2 Condition	Fires a STAT interrupt whenever the PPU enters mode 0 (OAM scan)
4	Mode 1 Condition	Fires a STAT interrupt whenever the PPU enters mode 1 (V-Blank)
3	Mode 0 Condition	Fires a STAT interrupt whenever the PPU enters mode 0 (H-Blank)
2	Coincidence Flag	This bit is set 1 if the value in LY register is equal to the value in LYC register
1-0	PPU mode	indicates (in binary) which mode the PPU is currently working on

Table 9: LCD Status register flags

Bits 6-3 are used to enable specific conditions under which a STAT interrupt can be requested, while bits 2-0 reflect the current status of the PPU, allowing the CPU to know what the PPU is doing.

**SCY, SCX** are located at memory addresses **0xFF42** and **0xFF43**, respectively, and specify the top-left coordinates of the visible area within the Background map.

**WY, WX** are located at memory addresses **0xFF4A** and **0xFF4B**, respectively, and specify the top-left coordinates of the Window map.

**BGP** is mapped to address **0xFF47** and assigns gray shades to the color indices of the Background and Window tiles.

	7-6	5-4	3-2	1-0
Colors	<b>ID 3</b>	<b>ID 2</b>	<b>ID 1</b>	<b>ID 0</b>

Each of the two-bit identifiers map to a color, with 0 being completely white and 3 being completely black.

**OBP0**, **OBP1** are located at memory addresses **0xFF48** and **0xFF49**, respectively, and contains the two palette data for sprites. These registers work exactly like BGP, except for the lower two bits, which are ignored since color index 0 is always transparent for sprites.

**LY** as we said earlier is the register that specifies which scanline the PPU is currently working on and is mapped to address **0xFF44**

**LYC** (LY Compare), as we saw earlier, is the register used to set the textbf-Coincidence flag inside LCDS register and is mapped to **0xFF45**.

### 9.3 First implementation

To begin, we will define the structure of our PPU class.

```

1 class PPU {
2     int mode = 0;
3     u32 total_cycles = 0;
4
5     // Registers addresses
6     static constexpr Word IF_REG = 0xFF0F;
7     // ...
8 public:
9     void init();
10    static void request_stat_interrupt(Memory&);
11
12    // We will just update stuff for now
13    void update(u32, Memory&);
14
15    int get_mode() const { return mode; }
16 };

```

As the **init** function just initializes some variables, the only important function for now is **update**.

```

1 // Here the cycles parameter is the number of M-Cycles (4 clock
  cycles)
2 void update(u32 cycles, Memory& mem) {
3     // Check if LCD Control enable flag is set
4     Byte LCDC = mem[LCDC_REG];
5     if ((LCDC & 0x80) == 0) return;
6
7     switch (mode) {
8         case 2: {
9             // OAM scan mode
10            // Right now, it just increments total_cycles
11            oam_scan(cycles, mem);
12            break;
13        }
14        case 3: {
15            // Drawing mode
16            // Right now, it just increments total_cycles
17            draw(cycles, mem);
18            break;
19        }
20        case 0: {
21            // H-Blank mode
22            for (u32 i = 0; i < cycles / 2; ++i) {
23                total_cycles += 2;
24                // Doing nothing until we hit 456 clock cycles
25                if (total_cycles >= 456) {
26                    total_cycles = 0;
27                    // Finally incrementing LY
28                    mem[LY_REG]++;
29                    if (mem[LY_REG] >= 144) {
30                        mode = 1;
31                    } else {
32                        mode = 2;
33                    }
34                }
35            }
36            break;
37        }
38        case 1: {
39            //V-Blank mode
40            for (u32 i = 0; i < cycles / 2; ++i) {
41                total_cycles += 2;
42                if (total_cycles >= 456) {
43                    total_cycles = 0;
44                    mem[LY_REG]++;
45                    if (mem[LY_REG] >= 154) {
46                        mode = 2;
47                    }
48                }
49            }
50            break;
51        }
52    }
53
54    Byte LY = mem[LY_REG];
55    Byte LYC = mem[LYC_REG];
56

```

```

57
58 // Updating LCD Status register
59 Byte value = mem[LCDS_REG] & (~0b111);
60 value |= (LY == LYC) << 2;
61 value |= mode & 0b11;
62 mem[LCDS_REG] = value;
63
64 // Firing STAT interrupts
65 const Byte status = mem[LCDS_REG];
66 if (status & (1 << 6) && LY == LYC) {
67     request_stat_interrupt(mem);
68 }
69 if (status & (1 << 5) && mode == 2) {
70     request_stat_interrupt(mem);
71 }
72 if (status & (1 << 4) && mode == 1) {
73     request_stat_interrupt(mem);
74 }
75 if (status & (1 << 3) && mode == 0) {
76     request_stat_interrupt(mem);
77 }
78 }

```

As you can see, at lines 28 and 44, we are finally incrementing LY.

## 10 The execution so far

Running the boot program at this stage successfully executes the Nintendo logo scrolling section. However, it gets stuck in another infinite loop—this time during the logo check. Since we have not yet emulated the game cartridge, the comparison cannot succeed. Though, we still managed to make meaningful progress. That said, there is no time to celebrate just yet—there is still plenty of work ahead.

## 11 PPU – Further progress

Finally, after putting it off for quite some time, it is finally time to implement the screen and begin rendering at least the Background layer. To do so, we first need to understand how the PPU pushes the pixels into the screen.

### 11.1 The Pixel FIFO

We have already established that the PPU constructs each frame on a scanline basis. The final piece to understand is how these pixels are transferred to the LCD. We will see in [11.2](#) that during the **drawing phase** tiles are collected singularly, and for each of them the PPU transitions through different phases. At the core of this process, though, are two queues that temporarily store the pixel data before it is sent to the screen. I am talking about the **Pixel FIFOs**, FIFO stands for First In First Out, meaning that the first pixel to be pushed into this queue is the first that gets popped out to be rendered. We will see that this



method of rendering is not ideal, since it implies a lot of timings restrictions that must be followed, slowing down the rendering process. Although the hardware limitations of that time could not offer an alternative solution.

There are two pixel FIFOs, one for the Background (or Window) layer, and one for Sprites. Each FIFO can hold up to 16 pixels (2 tile rows) which are only popped out under specific conditions.

Each pixel data chunk keeps track of:

1. Color number
2. Palette (whether OBP0 or OBP1)
3. Background priority (only relevant for sprites)

## 11.2 Fetching the Background

The process of fetching pixels is divided into 4 steps, each one taking 2 clock cycles.

1. During this first step, the **Pixel Fetcher** fetches and stores the tile number of the corresponding tile to be used, following the configurations in the LCDC register.
2. Using the tile number provided, the first byte of tile data is now fetched and stored internally.
3. The second byte of tile data is fetched in this third step.
4. At this stage, the Pixel Fetcher finally attempts to push the decoded pixels into the LCD. However, this action is only carried out if the **Background FIFO** is **entirely empty**. If not, the operation is deferred and retried each clock cycle until the FIFO is cleared.

Here we encounter the first example of those timing restrictions I mentioned earlier. The final step requires the FIFO to be completely empty. If the FIFO happens to be full at this point, it would take **8 clock cycles** (see 11.3) to clear it, whereas only 6 clock cycles were needed to reach this stage. Meaning this step must be retried at least twice before it can successfully complete.

## 11.3 Pushing Pixels

During **each clock cycle**, the PPU attempts to push a pixel to the LCD. This can only proceed if **there are elements** present in the **Background FIFO**. Merging pixels involves combining one from the Background FIFO with another from the Sprite FIFO—if available. However, for this initial implementation, only pixels from the Background are processed.

## 11.4 Second implementation

Let's now take a look at how I chose to implement everything discussed so far.

### 11.4.1 The update method

In addition to what was happening before in the **update** method, we are now switching through **real modes** that actually do something.

```
1 void PPU::update(u32 cycles, Memory& mem, LCD& lcd) {
2     for (u32 i = 0; i < cycles / 2; ++i) {
3         switch (mode) {
4             case 2: {
5                 oam_scan(2, mem);
6                 break;
7             }
8             case 3: {
9                 draw(2, mem);
10                break;
11            }
12            case 0: { // Simulating H-Blank
13                total_cycles += 2;
14                if (total_cycles >= 456) {
15                    sprites_buffer.clear();
16                    total_cycles = 0;
17                    mem[LY_REG]++;
18                    if (mem[LY_REG] >= 144) {
19                        mode = 1; // Entering VBlank
20                        mem[IF_REG] |= 1; // Calling interrupt
21                    } else {
22                        mode = 2;
23                    }
24                    break;
25                }
26                break;
27            }
28            case 1: { //Simulating V-Blank
29                total_cycles += 2;
30                if (total_cycles >= 456) {
31                    total_cycles = 0;
32                    mem[LY_REG]++;
33                    if (mem[LY_REG] >= 154) {
34                        mem[LY_REG] = 0;
35                        lcd.reset();
36                        mode = 2;
37                        x_pos_counter = 0;
38                        background_fifo.empty();
39                        frames_count++;
40                    }
41                }
42                break;
43            }
44        }
45        // Mixing 2 pixels every 2 clock cycles
46        pop_and_mix_to_lcd(2, lcd);
47    }
48 }
```

### 11.4.2 Draw and push methods

```
1 void PPU::background_draw(Memory& mem) {
2     switch (drawing_step) {
3         case 1: {
4             background_fetch_tile_number(mem);
5             break;
6         }
7         case 2: {
8             background_fetch_tile_data_low(mem);
9             break;
10        }
11        case 3: {
12            background_fetch_tile_data_high(mem);
13            break;
14        }
15        case 4: {
16            background_push_tile_data(mem);
17            break;
18        }
19        default: return;
20    }
21 }
22
23 void PPU::draw(u32 cycles, Memory& mem) {
24     for (u32 i = 0; i < cycles / 2; ++i) {
25         background_draw(mem);
26     }
27 }
28
29 void PPU::pop_and_mix_to_lcd(u32 cycles, LCD& lcd) {
30     if (sprites_drawing_step > 1) return;
31
32     for (u32 i = 0; i < cycles; ++i) {
33         // Skipping if Background FIFO is empty
34         if (background_fifo.is_empty()) return;
35
36         Pixel pixel = background_fifo.pop();
37         lcd.push(pixel);
38     }
39 }
```

### 11.4.3 The LCD class

I still have not clarified what the **LCD class**—used throughout these methods—actually does. Following the structure of the real Game Boy, I wanted to separate the LCD from the PPU. As a result, the LCD has its own class, although it is quite simple and straightforward.

```
1 class LCD {
2     Byte* display = nullptr;
3
4     int pos = 0;
5 public:
6     void init();
7
8     inline Byte* get_display() const { return display; }
9     inline bool is_ready() const { return pos >= (DISPLAY_WIDTH *
10         DISPLAY_HEIGHT) - 1; }
11
12     void push(Pixel pixel);
13     void reset();
14 };
15
16 void LCD::init() {
17     display = (Byte*)malloc(sizeof(Byte) * (DISPLAY_WIDTH *
18         DISPLAY_HEIGHT));
19
20     for (int y = 0; y < DISPLAY_HEIGHT; y++) {
21         for (int x = 0; x < DISPLAY_WIDTH; x++) {
22             display[y * DISPLAY_WIDTH + x] = 0;
23         }
24     }
25 }
26
27 void LCD::push(Pixel pixel) {
28     display[pos++] = VideoUtils::palette_to_color(pixel);
29 }
30
31 void LCD::reset() {
32     pos = 0;
33 }
```

As we can see here, we merely keep a **byte array** of pixels, each storing the color of a pixels, ready to be rendered on our emulated window.

## 12 Creating a Virtual Window

The next step we need to take is displaying these pixels in a window, which will require a graphics library. What I considered at first was using **plain OpenGL**, which would have been a good excuse to finally learn how to use it. However, OpenGL is built around rendering using **vertices and polygons**. What I thought would be a better approach is to edit individual pixels instead, as we are currently doing with the LCD byte array. I found out that **SDL** makes this possible, thanks to a low-level API that gives us direct access to the pixel array that will be rendered on screen. For this project, I am using the latest SDL version at the time I am writing this paper, which is **SDL 3.2.10**.

### 12.1 CPU Window implementation

At first, I just needed to check if the copyright symbol was showing up correctly and progressively scrolling from the top to the center of the screen. Thus, for now, a very inefficient, non-hardware-accelerated implementation was good enough.

```
1 if (!SDL_Init(SDL_INIT_VIDEO)) {
2     std::cerr << "SDL_Init failed: " << SDL_GetError() << std::endl
3     ;
4     return 1;
5 }
6
7 SDL_Window* window = SDL_CreateWindow(
8     "GBEmulator",
9     160, 144,
10    SDL_WINDOW_OPENGL
11 );
12 if (!window) {
13     std::cerr << "SDL_CreateWindow failed: " << SDL_GetError() <<
14     std::endl;
15     SDL_Quit();
16     return 1;
17 }
18
19 // SDL_Surface has a "pixels" member, the array of pixels
20 SDL_Surface* surface = SDL_GetWindowSurface(window);
21 auto palette = SDL_GetSurfacePalette(surface);
22 auto format = SDL_GetPixelFormatDetails(surface->format);
23
24 bool rendered = false;
```

At the very start of the **main** method we initialize SDL and create a 160x144 window.

Then, in the while loop, we update the window surface when V-Blank mode is entered.

```
1 if (lcd.is_ready() && !lcd.is_full_empty() && !rendered) {
2     // Accessing the array
3     auto pixels = static_cast<Uint32*>(surface->pixels);
4
5     for (int y = 0; y < 144; ++y) {
6         for (int x = 0; x < 160; ++x) {
7             Byte b = lcd.get(x, y);
8             // Either setting a red or a black color for now
9             Uint32 color = SDL_MapRGB(format, palette, b > 0 ? 255
10                : 0, 0, 0);
11             pixels[y * surface->w + x] = color;
12         }
13     }
14     rendered = true;
15     SDL_UpdateWindowSurface(window);
16 } else if (!lcd.is_ready()) {
17     rendered = false;
18 }
```

And, as you can see in [4](#), we got our first window.




Figure 4: First window

Problematically though, our window (the Game Boy display) is too small for modern displays. On my 1920x1080 display, it was barely even visible. There is no doubt we need to implement a way to **scale** the window up.

## 12.2 GPU-accelerated window

This kind of task sounds like the perfect job for the GPU, though. So, I started working on a fully GPU-based implementation using the **CUDA library**. This library is made by NVIDIA and provides an API that lets us write **kernels**, which will be executed in parallel on the GPU. Of course, CUDA can only compile for NVIDIA graphics card. Luckily, I had already gained some experience with it during my last Physics Simulation project.

Below, I will attach the **final CUDA code**, divided into different sections based on their purpose, along with a brief description of their use.

```
1 void prepare_pointers(  
2     Byte** device_video,  
3     size_t* pitch,  
4     Uint32** device_scaled_video,  
5     size_t* scaled_pitch,  
6     u32 width,  
7     u32 height,  
8     int scale  
9 ) {  
10     cudaMallocPitch((void**)device_video, pitch, width * sizeof(  
11         Byte), height);  
12     u32 new_width = width * scale;  
13     u32 new_height = height * scale;  
14     cudaMallocPitch((void**)device_scaled_video, scaled_pitch,  
15         new_width * sizeof(Uint32), new_height);  
16 }  
17  
18 void free_pointers(Byte* video, Uint32* scaled_video) {  
19     cudaFree(video);  
20     cudaFree(scaled_video);  
21 }
```

When setting up the structures for the emulator, we also prepare the CUDA pointers for arrays that reside on the graphics card. Specifically, we allocate memory for **device\_video** –which will receive a copy of the byte array from the LCD class– and for **device\_scaled\_video** –which will eventually be copied into the Uint32 SDL pixel array.

```

1 __global__ void cuda_build_video(
2     Byte* video,
3     Uint32* scaled_video,
4     int scale
5 ) {
6     u32 pos = blockIdx.y * DISPLAY_WIDTH + blockIdx.x;
7     u32 scaled_pos = (blockIdx.y * scale + threadIdx.y) * (
8         DISPLAY_WIDTH * scale) + (blockIdx.x * scale + threadIdx.x);
9     scaled_video[scaled_pos] = color_to_rgb(video[pos]);
10 }
11 void build_video(
12     Byte* device_video,
13     Uint32* device_scaled_video,
14     Byte* video,
15     Uint32* scaled_video,
16     u32 width,
17     u32 height,
18     int scale
19 ) {
20     u32 new_width = width * scale;
21     u32 new_height = height * scale;
22
23
24     cudaMemcpy(
25         device_video,
26         video,
27         (width * height) * sizeof(Byte),
28         cudaMemcpyHostToDevice
29     );
30
31     dim3 video_dim(width, height);
32     dim3 scale_dim(scale, scale);
33     cuda_build_video<<<video_dim, scale_dim>>>(device_video,
34         device_scaled_video, scale);
35
36     cudaMemcpy(
37         scaled_video,
38         device_scaled_video,
39         (new_width * new_height) * sizeof(Uint32),
40         cudaMemcpyDeviceToHost
41     );
42 }

```

Of course, these pointers can only be accessed by the GPU. We will create a kernel to manipulate them that is executed  $(width \cdot height) \cdot scale^2$  times in parallel.

If you are not familiar with how CUDA works, a kernel is launched by the **build\_video** method. Before launching the kernel, we copy the video buffer to the GPU using **cudaMemcpy**, specifying that the copy direction is from host to device with the **cudaMemcpyHostToDevice** flag. The kernel **cuda\_build\_video** is then launched with  $width \times height$  blocks and  $scale \times scale$  threads. Each block ID determines the original pixel position in the **video** buffer, while each thread ID determines the scaled position for that pixel. This way, each pixel from the original buffer is expanded into a  $scale^2$  region in the output.



A small example is shown in Figure 5, illustrating a scale factor of 2.




Figure 5: Scale explanation  
*white pixels are shaded gray for visibility*

Finally, the final buffer **device\_scaled\_video** is copied directly into SDL's pixel buffer, which is done by specifying that the copy direction is from device to host using the **cudaMemcpyDeviceToHost** flag.

```

1 __device__ unsigned int mapRGB(unsigned char r, unsigned char g,
2   unsigned char b) {
3   // Assume RGB888 format (8 bits per channel)
4   return (r << 16) | (g << 8) | b;
5 }
6
7 __device__ Uint32 color_to_rgb(Byte color) {
8   switch (color) {
9     case 0: {
10      return mapRGB(255, 255, 255);
11    }
12    case 1: {
13      return mapRGB(169, 169, 169);
14    }
15    case 2: {
16      return mapRGB(84, 84, 84);
17    }
18    case 3: {
19      return mapRGB(0, 0, 0);
20    }
21    default: return mapRGB(255, 255, 255);
22  }
23 }

```

The last thing we have to discuss is the **color\_to\_rgb** method, which this time returns the original 4 shades of gray, with the help of the **mapRGB** method, which just packs the values **r**, **g** and **b** into a 32 bits value. And now, the window appears as shown below with a **scale factor of 10**.




Figure 6: Scaled window

It goes without saying that this GPU-based approach is significantly more efficient than the earlier CPU-only implementation.

## 13 Emulating the game cartridge