Skip to content

Read vector from mtvec not vtor when starting core 1 on riscv core. #529

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
May 7, 2025
Merged

Read vector from mtvec not vtor when starting core 1 on riscv core. #529

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion port/raspberrypi/rp2xxx/src/hal/multicore.zig
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -110,7 +110,10 @@ pub fn launch_core1_with_stack(entrypoint: *const fn () void, stack: []u32) void
0,
0,
1,
microzig.cpu.peripherals.scb.VTOR,
if (microzig.hal.compatibility.arch == .riscv)
microzig.cpu.csr.mtvec.read_raw()
else
microzig.cpu.peripherals.scb.VTOR,
stack_ptr,
@intFromPtr(if (microzig.hal.compatibility.arch == .riscv) wrapper_riscv else wrapper),
};
Expand Down
Loading