Skip to content

add zicsr and zifencei for riscv targets#879

Merged
Grazfather merged 2 commits intoZigEmbeddedGroup:mainfrom
kibels:riscv-zicsr
Jan 25, 2026
Merged

add zicsr and zifencei for riscv targets#879
Grazfather merged 2 commits intoZigEmbeddedGroup:mainfrom
kibels:riscv-zicsr

Conversation

@kibels
Copy link
Contributor

@kibels kibels commented Jan 25, 2026

Minor correctness fix, @Grazfather clued me in that the elf headers were off so zicsr and zifencei instructions weren't getting disassembled.

e.g. with riscv64-elf-objdump

 172:   30551073                .insn   4, 0x30551073

becomes

 172:   30551073                csrw    mtvec,a0

Copy link

@github-actions github-actions bot left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

🔍 Lint Results

@Grazfather Grazfather merged commit 0d35c9c into ZigEmbeddedGroup:main Jan 25, 2026
56 checks passed
@Grazfather
Copy link
Collaborator

Good find!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants