Skip to content
View abdullahikram14's full-sized avatar

Highlights

  • Pro

Block or report abdullahikram14

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. SIMD-16-SoC SIMD-16-SoC Public

    A custom 16-bit Single-Cycle Vector Processor (SIMD) implemented in Verilog. Features a 4-lane parallel architecture, custom 20-bit ISA, and a complete software ecosystem including a Python Assembl…

    Verilog 3 1

  2. 16-bit-custom-assembler 16-bit-custom-assembler Public

    A Python-based assembler for a custom 16-bit processor. Converts assembly syntax into 20-bit aligned binary machine code compatible with Verilog $readmemb initialization.

    Python