Pinned Loading
-
SIMD-16-SoC
SIMD-16-SoC PublicA custom 16-bit Single-Cycle Vector Processor (SIMD) implemented in Verilog. Features a 4-lane parallel architecture, custom 20-bit ISA, and a complete software ecosystem including a Python Assembl…
-
16-bit-custom-assembler
16-bit-custom-assembler PublicA Python-based assembler for a custom 16-bit processor. Converts assembly syntax into 20-bit aligned binary machine code compatible with Verilog $readmemb initialization.
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.