
DT081 Year 4 COMPUTER ARCHITECTURE 3

Lab 5 (Part 2)


Examining the Instruction and data caches on the MIPS simulator.

Task

1. In MIPS simulator click on the I – Cache. The window will show the design of the instruction cache which defaults to a direct-mapped design with a 64-bit cache block.



2. Change the cache design to a 2-way set-associative cache using menu Edit/cachemem config.





- 3. Repeat this for the D-Cache.
- 4. Modify the program you used in part 1 of this lab by adding a *for loop* after the z=x+y instruction. The *for loop* should consist of a single instruction z=x+z; executed 10 times.
- 5. While still in MipsIt, view the assembly version of the C program by selecting Build/View Assembler. See below.
- 6. Upload to the simulator.
- 7. Again identify the core assembly instructions in the RAM of the simulator that are the compiled version of your C program.
- 8. Set a breakpoint at the beginning of this block of code. (see below)
- 9. Run the program up to the breakpoint.
- 10. How many instruction cache hits and misses do you predict will occur by the time your loop has fully completed execution. (see below)
- 11. Open the edit window and look at the instruction cache at this point and select OK to clear the cache before you start to execute your core instructions.
- 12. Single step though 1 instruction and watch the instruction c line being loaded after the first miss.
- 13. Interpret the layout of the cache.

- 14. Single step through 1 iteration of the loop and make sure you understand the hit and miss count.
- 15. Now estimate how many cache hits and misses should occur when you execute the rest of the iterations of the loop.
- 16. Single step through your program from this point and confirm that your estimate of hits and misses is correct. If they don't match, explain what errors you made in your estimate.
- 17. Now modify your program by replacing the *for loop* with a block of code that sums an array of 5 integers.
- 18. Build the executable version.
- 19. While still in MipsIt, view the assembly version of the C program by selecting Build/View Assembler. See below.
- 20. Upload to the simulator.
- 21. Again identify the core assembly instructions in the RAM of the simulator that are the compiled version of your C program.
- 22. Set a breakpoint at the beginning of this block of code.
- 23. Run the program up to the breakpoint.
- 24. Examine the contents of the data cache at this point before you start to execute your core instructions.
- 25. Now single step through your program from this point and explain the behaviour of the data cache.
- 26. Modify the characteristics of the data cache so as to reduce the number of misses and confirm that you have achieved this by again single stepping through the program.

Dr. R. Lynch

emo		_				×		
	Address	Content	Label			_^		
	8001FFFC	00 00 00 00		NOP				
	80020000	27 BD FF D8	**	ADDIU	\$29, \$29, 0xffd8			
	80020004	AF BF 00 24		SW	\$31, 0x24(\$29)			
	80020008			SW	\$30, 0x20(\$29)			
	8002000C			JAL	0x80cd			
	80020010			ADDU	\$30, \$29, \$00			
	80020014	24 02 00 09		ADDIU	\$02, \$00, 0x9			
		AF C2 00 10		SW	\$02, 0x10(\$30)			
	8002001C	24 02 00 08		ADDIU	\$02, \$00, 0x8			
	80020020	AF C2 00 14		SW	\$02, 0x14(\$30)			
	80020024	8F C2 00 10		LW	\$02, 0x10(\$30)			
	80020028	8F C3 00 14		LW	\$03, 0x14(\$30)			Initialise for lo
	8002002C	00 00 00 00		NOP		la	_	counter to 0
	80020030	00 43 10 21		ADDU	\$02, \$02, \$03			counter to 0
	80020034	AF C2 00 18		SW	\$02, 0x18(\$30)		ſ	
	80020038	AF CO 00 1C		SW	\$00, 0xlc(\$30)			
	8002003C	8F C2 00 1C		LW	\$02, 0x1c(\$30)			
	80020040	00 00 00 00		NOP				
	80020044	28 43 00 0A		SLTI	\$03, \$02, 0xa			
	80020048	14 60 00 03		BNE	\$00, \$03, 0x3			
	8002004C	00 00 00 00		NOP				
	80020050	08 00 80 20		J	0x8020		l	
	80020054	00 00 00 00		NOP				
•	80020058	8F C2 00 10		LW	\$02, 0x10(\$30)			
	8002005C	8F C3 00 18		LW	\$03, 0x18(\$30)			
	80020060	00 00 00 00		NOP				
	80020064	00 43 10 21		ADDU	\$02, \$02, \$03	~		
0\$ الـ	12, 0x2010	: \$2=0						
Addre	ess mode: Vir	tual Vie	w mode: Assem	bler			1	





MSB of address not used.

Tag = 0001002

Set = 1

Word = 1

Byte = 0 not used in instruction cache (greyed out)

