

# CND211:Advanced Digital Design

## Complete ASIC Flow of I2C communication protocol

Section #: ----15-----

Submitted by:


Student Name	ID
Asmaa Tharwat	V23010254
Alaa Ibrahim Elshahawy	V23010211
Esraa Ahmed Hemdan	V23010292
Habiba-Allah Tarek Elgindy	V23010444
Jaida Adel Aly Sakr	V23010446

Submitted to TA: Eng. Amira

# INTRODUCTION

I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. It is most suitable for applications requiring occasional communication over a short distance between many devices. Specially we use this protocol between sensors. The I2C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Figure shows a typical I2C bus for an embedded system, where multiple slave devices are used. The microcontroller represents the I2C master, and controls the IO expanders, various sensors, EEPROM, Fan controller. All of which are controlled with only 2 pins from the master. **SDA** and **SCL**




From Figure we notice that SCL & SDA need to connect with pull up resistor.

# Functionality

I<sup>2</sup>C (Inter-Integrated Circuit) is a serial communication protocol designed for low-speed communication between integrated circuits (ICs) on a circuit board. Here's a summary of its key features:


- **Serial communication:** Data is transmitted one bit at a time over two wires, reducing pin count compared to parallel communication.
- **Bi-directional:** Allows data transfer in both directions between devices.
- **Multi-master:** Multiple devices can initiate communication as a "master" on the bus, with arbitration to prevent collisions.
- **Simple and efficient:** I<sup>2</sup>C uses a minimal set of signals (SCL - clock, SDA - data) and a straightforward protocol, making it suitable for low-complexity applications.

I<sup>2</sup>C devices are identified by unique addresses, enabling a master to target specific slaves for data exchange. The protocol includes mechanisms for error detection and acknowledgement, ensuring data integrity.



# ASIC FLOW

After we understand the I2C Protocol and its functionality , we need to start understanding the flow of ASIC operation and each step .



## 1.1 RTL Design

We have a 4 main modules for I2C (Synopsys tool: VCS):

- I2C\_master\_top
- I2C\_master\_byte\_ctrl
- I2C\_master\_bit\_ctrl
- I2C\_master\_difiens

## 1.2 Synthesis:

Synthesis is achieving an optimal gate level netlist from HDL code (Synopsys tool: Design compiler ).

The logic synthesis process consists of 3 steps:

- **Translation:**  
Translation involves transforming a HDL (RTL) description to gates.
- **Optimization:**  
Synthesis optimizes the design for various metrics, such as area, power consumption, and timing. By leveraging advanced algorithms, it improves the performance and efficiency of the resulting netlist.
- **Mapping:**

Technology mapping is the phase of logic synthesis when gates are selected from a technology library to implement the circuit through read target library and link it which **The target library is used during compile to create a technology-specific gate-level netlist.**

### Start The synthesis step:

After get the desired tecLib which we use this command to set the top module for i2c:

```
set design i2c_master_top.
```

After writing this commend we will start elaborate our design and it shows its schematic view for I2C


```
elaborate $design -lib work
```



## 1.3 STA & Formality


### According to Formal Verification:

Formal Verification is an alternative to verification through simulation. As design become larger and more complex and require more simulation vectors, regression testing with traditional **simulation tools becomes a bottleneck in the design flow.**



Steps for doing formal verification using tool:

#### ✓ Guide Ref implement



The screenshot shows the 'Formality - TopLevelMain.1' window. The 'Verification Succeeded' status is displayed in the top right. The 'Failing Points' tab is active, showing a table of comparison points between the reference and implementation designs.

Type	Reference	nSize	Implementation	iSize	+/-
1 DFF	al_reg		al_reg		
2 DFF	byte_controller/ack_out_reg		byte_controller/ack_out_reg		
3 DFF	byte_controller/bit_controller/rd_reg		byte_controller/bit_controller/rd_reg		
4 DFF	byte_controller/bit_controller/busy_reg		byte_controller/bit_controller/busy_reg		
5 DFF	byte_controller/bit_controller/cSCL_reg_0		byte_controller/bit_controller/cSCL_reg_0		
6 DFF	byte_controller/bit_controller/cSCL_reg_1		byte_controller/bit_controller/cSCL_reg_1		

Points: 167

Display names: Original Mapped

Log History

Formality (verify)>

Ready


Shell State: verify




- ✓ Setup
- ✓ Match



- ✓ Verify



- ✓ Debug: if we have errors to recover it, but we don't have :)



## 1.4 Setup and Floorplanning


Floorplanning is a critical stage that determines the physical layout of the chip.

- **Block Placement:** Deciding where functional blocks (IP cores, memory, etc.) will reside on the chip.
- **Pin Placement:** Positioning input/output pins for external connections.
- **Power Optimization:** Ensuring efficient power distribution across the chip.






- The floorplan specifies the chip's size, gate placements, and wiring connections.

According to this concept we conclude that we need **The main inputs required for the PnR flow in order to generate our GDS:**



After floorplanning our design and setup:





## 1.4 powerplanning & placement

All analysis and optimization done in logic synthesis and PnR is based on the fact that cells are supplied with **ideal voltage**. However, if the actual circuit supply is significantly different, cell operation will be **different** from the **behavior characterized in the .libs**, which will cause all types of timing Violations.

So what is power planning?

**Power planning** is deciding how we will deliver power to the design's standard cells and macros ,through connect our pins VSS,VDD to power and ground ,after that we will create power ring and mesh to can take direct supply from the nearest point around design

## Why create mesh kind of structure?

- To distribute the Power from power pads/pins to all elements of the chip.
- Provides multiple paths from PG sources to destinations (less series resistance)
- Uniformly distribute power with **less voltage drop**.
- To meet IR/EM targets
- For meeting timing requirements

## Power Grid Planning

Steps in Power Grid Planning:


- Determine the number of power pads
- Determine which metal layers will be used for power routing

- Define the width of the top-level power bus
- Determine the structure for block and macro-level power routing
- Finally, Power Network Analysis (PNA)

**Note:** It prefers to create a copy of file.dlib and complete steps for Pnr and CTA to avoid corruption of source file

**Challenge:** we we need to create a VDD/VSS pins to get source from it , it still tells that it's created before because it's exist as ports for top module ,so it was the solution

```
create_net -power VDD1
create_net -ground VSS1
connect_pg_net -net VDD1 [get_pins -hierarchical "*/VDD"]
connect_pg_net -net VSS1 [get_pins -hierarchical "*/VSS"]
```




## 1.5 Placement & CTA

It Builds an initial load-balanced, **DRC-clean clock tree**, through determine the best path for clock which we can apply .

It's goal is to meet the clock tree Design Rule Constraints (DRC):

- Maximum transition delay
- Maximum load capacitance
- Maximum fanout (2000, by default)
- Maximum buffer levels (50, by default)




## 1.6 Routing & signoff

Routing is the stage after Clock Tree Synthesis and optimization where-

- Exact paths for the interconnection of standard cells and macros and I/O pins are determined.
- Electrical connections using metals and vias are created in the layout, defined by the logical connections present in the netlist.

The routing of nets that require special attention, clock and power nets, for example, is normally done before detailed routing of signal nets. The architecture and structure of these nets are performed as part of floorplanning, but the sizing and topology of these nets are finalized as part of the routing step.



## Goals of Routing

- Minimize the total wire length.
- Meeting the timing DRC's.
- Minimize the number via's.
- No Design Rules Check (DRC) violations.
- No LVS errors.
- Minimum routing area.
- Minimizing the congestion hotspots.

## Inputs for routing


- Technology file.
- TLU+ file.
- SDC file.
- Design with complete CTS.

## Output of routing

Design with completed interconnection and geometric layout of the nets.

After we finished the routing , w start to do prime Tim analyze to check hold/setup violation after add parasitics.

Challenges which we face it was error when we try to run primeTimeSetup.tcl , because the i2c\_top\_master is not viewed , so it solved by moving it manually in its file



From image it shows w have 41 hold violation , so we can solve it by insert buffers or use this commend

```
fix_eco_timing -type hold -methods insert_buffer -buffer_list {NBUFFX1 NBUFFX2 NBUFFX3}
```



PrimeTime - MainWindow.2 - i2c\_master\_top

File View Select Highlight Reports Timing Crosstalk Noise Power Clock Schematic ECO Window Help

Endpoints Summary Path Collections

Timing is up to date. Update

Endpoint slack data: Scenarios Path Groups Failing

Enter filter expression

Scenario	Mode	Corner	Path Group	Analysis	Endpoints	NVE	WNS	TNS
default	default	default	**async_default**	setup	***	0	0.000	0.000
default	default	default	**async_default**	hold	***	0	0.000	0.000
default	default	default	**clock_gating_default**	setup	***	0	0.000	0.000
default	default	default	**clock_gating_default**	hold	***	0	0.000	0.000
default	default	default	**default**	setup	***	0	0.000	0.000
default	default	default	**default**	hold	***	0	0.000	0.000
default	default	default	COMB	setup	***	0	0.000	0.000
default	default	default	COMB	hold	***	0	0.000	0.000
default	default	default	INPUTS	setup	***	0	0.000	0.000
default	default	default	INPUTS	hold	***	0	0.000	0.000
default	default	default	OUTPUTS	setup	***	0	0.000	0.000
default	default	default	OUTPUTS	hold	***	0	0.000	0.000
default	default	default	WB_CLK_I	setup	***	0	0.000	0.000
default	default	default	WB_CLK_I	hold	***	0	0.000	0.000

14 endpoint groups

Console Script Editor

Ready

No Selection Power User Unit: 1W

## 1.7 A look at reportsts :)

Report global timing and discover if any violation

```
1
pt_shell> report_global_timing
*****
Report : global_timing
-format { narrow }
Design : i2c_master_top
Version: V-2023.12
Date : Tue May 7 21:20:37 2024
*****

No setup violations found.

No hold violations found.
1
```

Report coverage analysis

PrimeTime - MainWindow.2 - i2c\_master\_top

File View Select Highlight Reports Timing Crosstalk Noise Power Clock Schematic ECO Window Help

Endpoints Summary Path Collections

Timing is up to date. Update

Endpoint slack data: Scenarios Path Groups Failing

Enter filter expression

14 endpoint groups

Report : analysis\_coverage

Design : i2c\_master\_top

Version: V-2023.12

Date : Tue May 7 21:20:37 2024

\*\*\*\*\*

Type of Check	Total	Not	Violated	Detected
setup	353	353 (100%)	0 (0%)	0 (0%)
hold	353	353 (100%)	0 (0%)	2 (1%)
recovery	342	342 (100%)	0 (0%)	0 (0%)
renewal	342	0 (0%)	0 (0%)	342 (100%)
min_pulse_width	448	306 (68%)	0 (0%)	142 (32%)
out_setup	34	12 (35%)	0 (0%)	2 (6%)
out_hold	34	0 (0%)	0 (0%)	34 (100%)
All Checks	3066	764 (72%)	0 (0%)	392 (28%)

1

```
pt_shell> report_global_timing
*****
Report : global_timing
-format { narrow }
Design : i2c_master_top
Version: V-2023.12
Date : Tue May 7 21:20:37 2024
*****

No setup violations found.

No hold violations found.
1
pt_shell>
```

Log History

Console

Ready

No Selection Power User Unit: 1W

## 1.8 Conclusion

Our journey through the ASIC flow illuminated the meticulous steps involved in transforming a high-level design into a physical chip. From RTL design to synthesis, and from floorplanning to routing and signoff, each phase was pivotal in achieving an optimal design that meets stringent power, area, and timing constraints.

In conclusion, the I2C protocol's design and its implementation through the ASIC flow exemplify the synergy between communication protocols and digital design methodologies. This harmonious integration is crucial for the development of efficient, high-performance integrated circuits in the modern era of electronics.