

Features

- · Long Life LED Backlight
- Active Matrix Color TFT LCD Module
- LTPS (Low Temperature Poly Silicon) TFT technology
- High Resolution: 320 x 240
- · High Brightness
- Optimum Viewing Direction: 6 o'clock
- Up/Down and Left/Right Image Reversion
- Requires external chroma decoder to accept composite video card
- · RoHS compliant

ANDpSi025TD-LED 320 x 240 Pixels TFT LCD Color Monitor

The ANDpSI025TD-LED is a 2.5" active matrix color TFT LCD module, that is suitable for applications such as a portable television (NTSC), camcorder, digital camera applications and other electronic products which require high quality flat panel displays. LTPS (Low Temperature Poly Silicon) TFT technology is applied with vertical and horizontal drivers built on the panel. Both horizontal and vertical scan are reversible and controlled by the serial interface commands. The product is designed for the requirement of the green product, and the specification complies with Toppoly's "Green Product Chemical Substance Specification Standard Hand Book."

Mechanical Characteristics

Item	Specification	Unit
Screen Size	2.5 diagonal	inch
Display Type	Transmissive	-
Active Area	50.91 (W) x 38.16 (H)	mm
Pixel Count	960 (W) x 240 (H)	dot
Pixel Pitch	0.053 (W) x 0.159 (H)	mm
Color Arrangement	R.G.B. Delta	-
Color Numbers	16 million	-
Outline Dim.	61.7(W) x 44.5 (H) x 2.68* (D)	mm
Weight	15	g
Panel Surface Treatment	Hard Coating (3H)	-

^{*} Exclude FPC and protrusions.

Absolute Maximum Rating (GND = 0V, Ta = 25° C)

Item	Symbol	Min.	Max.	Unit	Remark
Logic Power Supply Voltage	V _{CC}	-0.5	4.5	٧	-
Input Signal Voltage	V _{IN1}	0	V _{CC}	V	VD, HD, DCLK, DIN[0:7], SDA, SCL, SCEN, SHDB, GRESTB
Backlight Forward Current	l _F	-	25	mA	-
Operating Temperature (note 1)	Topr	-10	+60	°C	-
Storage Temperature	Tstg	-30	+80	°C	-

Product specifications contained herein may be changed without prior notice.

It is therefore advisable to contact Purdy Electronics before proceeding with the design of equipment incorporating this product.



Electrical Characteristics - Driving TFT LCD Panel

Item		Symbol	5	Specifications		Units	Remark
	item	Symbol	Min.	Тур.	Max.	Office	nemark
Power Supply Voltage		V _{CC}	2.85	3.0	3.6	٧	Note 1
Input Signal Voltage	Low Level	V _{IL}	GND	_	0.2x Vcc*	٧	VD, HD, DCLK, DIN[0:7], SDA,
Input Signal Voltage	High Level	V _{IH}	0.8x Vcc*	_	Vcc*	V	SCL, SCEN, SHDB, GRESTB
PWM Output Voltage	PWM Output Voltage		0	_	Vcc*	٧	-
Feedback Voltage		V _{FB}	0.55	0.6	0.65	٧	Note 2
Panel Power Consi	umption	W _P	_	50	60	mW	-

V_{CC}* - V_{CC} (TYP)

Note 1: The Vcc power is provided for overall panel module supply voltage.

Note 2: DC/DC feedback control voltage

 $(GND = 0V, Ta=25^{\circ}C)$

Electrical Characteristics - Driving Backlight (Ta = 25°C)

Item	Symbol	Specifications		Unit	Remarks	
ЦСП	Symbol	Min.	Тур.	Max.	Oilit	nemarks
Forward Current	l _F	_	23	25	mA	
Forward CurrentVoltage	V _F	_	7.2	8	٧	Note 1
Backlight Power Consumption	W _{BL}	-	166	200	mW	

Note 1: Backlight driving circuit is recommended as the fix current circuit.

Optical Specifications

14	tem	Cumbal	Conditions	9	Specification	ıs	Unit
"	lem	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Horizontal	θ		± 45	± 50	-	
Viewing Angle	Vertical	θ (to 12 o'clock)	CR ≥ 10	10	15	-	deg
	vertical	θ (to 6 o'clock)		30	35	-	
Contrast Ratio		CR	At optimized viewing angle	100	120	-	
Doononoo Timo	Rise	Tr	<i>θ</i> = 0°	-	15	30	ms
Response Time Fal	Fall	Tf	φ = 0°	-	25	50	
Transmission	Ratio	T	-	7.5	8.0	8.5	%
Uniformity	1	U	-	65	70	-	ms
Brightness		LUM	-	200	250	_	cd/m ²
		X		0.250	0.300	0.350	
White Chromaticity	Υ	θ = 0°	0.280	0.330	0.380	_	
		Tc		6650	6850	7050	
LED Life Time	+ 25°C	-	-	10,000	-	-	hr

Note 1: CR= Luminance when LCD is White Luminance when LCD is Black


Contrast Ratio is measured in optimum common electrode voltage.



Timing Characteristics - YUV Mode: ITUR601-NTSC

Item	Symbol	Min	Тур	Max	Unit
Dot Clock Frequency	DCLK	-	27	-	MHz
Horizontal Display Active	Display Area	-	1440	-	DCLK
Horizontal Total Time	Total Area	-	1716	-	DCLK
HSYNC Pulse Width	H-PW	-	1	-	DCLK
Horizontal Back Porch	Н-В	-	240	-	DCLK
Horizontal Front Porch	H-FP	-	36	-	DCLK

Timing Chart - Serial RGB Dummy Mode and Serial YUV 4:2:2 Mode: Horizontal



Timing Characteristics - YUV Mode: ITUR601-PAL


Item	Symbol	Min.	Тур.	Max.	Unit
Dot Clock Frequency	DCLK	_	27	-	MHz
Horizontal Display Active	Display Area	_	1440	-	DCLK
Horizontal Total Time	Total Area	_	1728	-	DCLK
HSYNC Pulse Width	H-PW	_	1	-	DCLK
Horizontal Back Porch	H-B	_	240	-	DCLK
Horizontal Front Porch	H-FP	_	48	_	DCLK

Timing Characteristics - Dummy Mode

Item		Symbol	Min.	Тур.	Max.	Unit
	QVGA		_	25	-	
Dot Clock Frequency	NTSC	DCLK	_	24.54	1	MHz
	PAL		-	24.38	_	
Horizontal Display Active		Display Area	-	1280	-	DCLK
Horizontal Total Time		Total Area	-	1560	_	DCLK
HSYNC Pulse Width		H-PW	-	1	_	DCLK
Horizontal Back Porch		H-B	_	240	-	DCLK
Horizontal Front Porch		H-FP	-	40	_	DCLK



Timing Chart - Serial RGB Dummy Mode and Serial YUV 4:2:2 Mode: Vertical



Timing Characteristics - Non-Interlace Mode: NTSC/QVGA

	Item	Symbol	Min.	Тур.	Max.	Unit
Vertical Display Active		t _{VD}	_	240	-	Line
Vertical Total TIme		t _V	_	262	-	Line
VSYNC Pulse Width		t _{VPW}	1	1	-	DCLK
Vantia al Da ale Danala	Odd Field	t _{VBO}	_	21	-	Line
Vertical Back Porch	Even Field	t _{VBE}	_	21	-	Line
Vertical Front Porch	Odd Field	t _{VFPO}	_	1	-	Line
	Even Field	t _{VFPE}	_	1	-	Line
Vertical Dummy	•	t _{VDM}	_	0	-	Line

Timing Characteristics - Non-Interlace Mode: PAL

	Item	Symbol	Min.	Тур.	Max.	Unit
Vertical Display Active		t _{VD}	_	288	_	Line
Vertical Total TIme		t _V	_	312	_	Line
VSYNC Pulse Width		t _{VPW}	1	1	_	DCLK
Vantia al Da ale Danak	Odd Field	t _{VBO}	_	24	_	Line
Vertical Back Porch	Even Field	t _{VBE}	_	24	_	Line
Vertical Front Porch	Odd Field	t _{VFPO}	_	0	_	Line
vertical i font i ofcii	Even Field	t _{VFPE}	_	0	_	Line
Vertical Dummy	•	t _{VDM}	_	0	_	Line



Timing Characteristics - Interlace Mode: NTSC/QVGA

	Item	Symbol	Min.	Тур.	Max.	Unit
Vertical Display Active		t _{VD}	_	240	-	Line
Vertical Total TIme		t _V	-	262.5	-	Line
VSYNC Pulse Width		t _{VPW}	1	1	-	DCLK
Vertical Back Porch	Odd Field	t _{VBO}	_	21	-	Line
Vertical back Poich	Even Field	t _{VBE}	_	21.5	-	Line
Vertical Front Porch	Odd Field	t _{VFPO}	_	1.5	-	Line
Vertical Fiont Forch	Even Field	t _{VFPE}	-	1	-	Line
Vertical Dummy	•	t _{VDM}	_	0	-	Line

Timing Characteristics - Interlace Mode: PAL

	Item	Symbol	Min.	Тур.	Max.	Unit
Vertical Display Active		t _{VD}	_	288	_	Line
Vertical Total TIme		t _V	-	312.5	_	Line
VSYNC Pulse Width		t _{VPW}	1	1	_	DCLK
Vantia al Da ale Danah	Odd Field	t _{VBO}	_	24	_	Line
Vertical Back Porch	Even Field	t _{VBE}	_	24.5	_	Line
Vertical Front Porch	Odd Field	t _{VFPO}	_	0.5	_	Line
vertical Front Forch	Even Field	t _{VFPE}	-	0	_	Line
Vertical Dummy		t _{VDM}	-	0	_	Line

Optical Characteristics - Ta = 25°C

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Viewing Angles		θ 11	CR ≥ 10	30	40	_	- Degree	Note 1
		θ 12		30	40	_		
		θ 21		15	20	_		
		θ 22		40	50	_		
Contrast Ratio		CR		200	300	_	-	
Response Time	Rising	Tr		_	13	20	- ms	
nesponse rime	Falling	Tf		-	22	30		
Luminance (I _F = 20 mA)		L	$\theta = 0^{\circ}$	200	250	-	cd/m ²	
Chromaticity	White	x _W		0.26	0.31	0.36	_	
Chromaticity		Уw		0.28	0.33	0.38		

Note 1: Driving voltage: VCC = 3V, Ambient Temperature: Ta = 25° C, Testing point:: measure in the display center point and the test angle θ = 0° , LED Current: I_F = 23 mA, Testing Facility: Environmental illumination: \leq 1 Lux




Interface Pin Assignment - TFT LCD Panel

Pin No.	Symbol	Function	Input/Output	Remarks
1	CP3	Capacitor for charge pump	С	-
2	CP4	Capacitor for charge pump	С	_
3	CP5	Capacitor for charge pump	С	_
4	CP6	Capacitor for charge pump	С	_
5	CP7	Capacitor for charge pump	С	_
6	CP8	Capacitor for charge pump	С	_
7	NC	No connection	_	_
8	PCDL	Capacitor for pre-charge data signal low	С	_
9	PCDH	Capacitor for pre-charge data signal high	С	_
10	VCOML	Capacitor for VCOM low	С	_
11	VCOMH	Capacitor for CVOMhigh	С	_
12	AGND	Analog ground	_	_
13	PVDD	Regulation capacitor for charge pump	С	_
14	AVDD	Regulation capacitor for analog voltage	С	_
15	CP1	Capacitor for charge pump	С	_
16	CP2	Capacitor for charge pump	С	_
17	PWM	Power Transistor Gate Signal for the Boost Converter	0	_
18	FB	Main boost regulator feedback input	I	-
19	LED-	LED power: cathode	_	Note 1
20	LED+	LED power: anode	_	Note 1
21	NC	No connection	_	_
22	GND	Ground	_	_
23	VCC	Power Supply	_	-
24	VD	Vertical Sync Input	I	-
25	HD	Horizontal Sync Input	I	-
26	DCLK	Clock Signal, Latch Data Onto Line Latches at the Rising Edge	I	-
27	DIN0	Data Input	I	-
28	DIN1	Data Input	I	_
29	DIN2	Data Input	I	_
30	DIN3	Data Input		_
31	DIN4	Data Input	<u> </u>	_
32	DIN5	Data Input	<u> </u>	_
33	DIN6	Data Input	<u> </u>	_
34	DIN7	Data Input	ı	_
35	SDA	Serial Interface Data Line	I/O	_
36	SCL	Serial Interface Clock Line	I	_
37	SCEN	Serial Interface Chip Enable Line	I	_
38	SHDB	Sleep Mode Setting Pin	I	_
	GRESTB	Global Reset Pin		

(Recommended connector: JAE IL-FHJ-39S-HF-A1, HRS FH23-39S-0.3SHW(0.5), Molex SD54809-3957, IRISO 9671S39Y902)

Note 1: The figure to the right shows the connection of backlight LED.





Dimensional Outline

