

Features

- p-Si construction with drivers on glass
- High luminance
- Digital and Analog Interface
- NTSC and PAL format compatible
- 16 Million/Full Color
- Slim (2.53 mm) and lightweight design
- Transmissive type. Fixed current LED backlight
- RoHS Compliant

Mechanical Characteristics

| Item | Specification | Unit |
|-------------------------|------------------------------------------|------|
| Display Size (diag.) | 2.5 | inch |
| Display Type | Transmissive | – |
| Active Area | 50.91 (H) x 38.16 (V) | mm |
| Number of Dots | 960 (H) x 240 (V) | dot |
| Dot Pitch | 0.053 (H) x 0.159 (V) | mm |
| Color Arrangement | RGB Delta | – |
| Color Numbers | 16 Million | – |
| Outline Dimensions | 61.7 (H) x 44.5 (V) x 2.68* (D) Approach | mm |
| Weight | 15 | g |
| Panel surface treatment | Hard Coating (3H) | – |

* Exclude FPC and protrusions.

Absolute Maximum Ratings (GND=0V)

| Item | Symbol | Min. | Max. | Unit |
|-----------------------------------------------------------------------------------|-----------|------|------|------|
| Logic Power Supply Voltage | V_{CC} | -0.5 | 4.5 | V |
| Input Signal Voltage VD, HD, DCLK, DIN[0:7], SDA, SCL, SCEN, SHDB, GRETB | V_{IN1} | 0 | VCC | V |
| Backlight Forward current | I_F | – | 25 | mA |

ANDpSi025TH-LED

2.5" Active color TFT LCD Module with Digital/Analog Interface

The ANDpSi025TH-LED is an 960 x 240 active matrix color TFT LCD Module. LTPS (Low Temperature Poly Silicon) TFT technology is applied with vertical and horizontal drivers built on the panel. Both of horizontal and vertical scan are reversible and controlled by the serial interface commands. The product is designed for the requirement of the green product, and the specification complies with "Green Product Chemical Substance Specification Standard Hand Book".

Absolute Maximum Ratings (Cont.) (GND=0V)

| Item | Symbol | Min. | Max. | Unit |
|-----------------|--------|------|------|------|
| Operating Temp. | Topr | -10 | +60 | °C |
| Storage Temp. | Tstg | -30 | +80 | °C |

Electrical Characteristics (GND=0V, Ta = 25°C) Driving TFT LCD Panel

| Item | Symbol | Min. | Typ. | Max. | Unit |
|--------------------------------------------------------------------------------|-----------|----------|-----------------------|------------|-----------------------|
| Power Supply for H/V Driver | V_{CC} | 2.85 | 3.0 | 3.6 | V |
| Input Driver Voltage VD, HD, DCLK, DIN[0:7], SDA, SCL, SCEN, SHDB, GRETB | Low | V_{IL} | GND | – | $0.2 \times V_{CC}^*$ |
| | High | V_{IH} | $0.8 \times V_{CC}^*$ | – | V_{CC}^* |
| PWM Output Voltage | V_{PWM} | 0 | – | V_{CC}^* | V |
| Feedback Voltage | V_{FB} | 0.55 | 0.6 | 0.65 | V |
| Panel Power Consumption | W_p | – | 50 | 60 | mW |

$V_{CC}^* = V_{CC}(\text{TYP})$

Note 1: The V_{CC} power is provided for overall panel module supply voltage.

Note 2: DC/DC feedback control voltage.


Driving Backlight in Standard Mode (Ta = 25°C)

| Item | Symbol | Min. | Typ. | Max. | Unit |
|------------------------------|----------|------|------|------|------|
| Forward Current | I_F | – | 23 | 25 | mA |
| Forward Current Volt. | V_F | – | 7.2 | 8 | V |
| Backlight Power Consumption* | W_{BL} | – | 166 | 200 | mW |

* Backlight driving circuit is recommended as the fix current circuit


Dimensional Outline

Unit: mm
Standard Tolerance: 0.5mm



Timing Chart
YUV Mode: ITUR601-NTSC

| Item | Symbol | Min. | Typ. | Max. | Unit |
|---------------------------|--------------|------|------|------|------|
| Dot Clock Frequency | DCLK | – | 27 | – | MHz |
| Horizontal Display Active | Display Area | – | 1440 | – | DCLK |
| Horizontal Line | Total Area | – | 1716 | – | DCLK |
| HSYNC PULse Width | H-PW | – | 1 | – | DCLK |
| Horizontal Back Porch | H-B | – | 240 | – | DCLK |
| Horizontal Front Porch | H-FP | – | 36 | – | DCLK |

Serial RGB Dummy Mode and Serial YUV 4:2:2 Mode: Horizontal

YUV Mode: ITUR601-PAL

| Item | Symbol | Min. | Typ. | Max. | Unit |
|---------------------------|--------------|------|------|------|------|
| Dot Clock Frequency | DCLK | – | 27 | – | MHz |
| Horizontal Display Active | Display Area | – | 1440 | – | DCLK |
| Horizontal Line | Total Area | – | 1728 | – | DCLK |
| HSYNC PULse Width | H-PW | – | 1 | – | DCLK |
| Horizontal Back Porch | H-B | – | 240 | – | DCLK |
| Horizontal Front Porch | H-FP | – | 36 | – | DCLK |

Timing Chart With Analog Interface - RGB Dummy Mode


| Item | | Symbol | Min | Typ | Max | Unit |
|---------------------------|------|--------------|-----|-------|-----|------|
| Dot Clock Frequency | QVGA | DCLK | – | 25 | – | MHz |
| | NTSC | | – | 24.54 | – | |
| | PAL | | – | 24.38 | – | |
| Horizontal Display Active | | Display Area | – | 1280 | – | DCLK |
| Horizontal Total Time | | Total Area | – | 1560 | – | DCLK |
| HSYNC Pulse Width | | H-PW | – | 1 | – | DCLK |
| Horizontal Back Porch | | H-B | – | 240 | – | DCLK |
| Horizontal Front Porch | | H-FP | – | 40 | – | DCLK |

Optical Specification Ta=25°C

| Item | | Symbol | Condition | Min. | Typ. | Max. | Unit |
|----------------|---------|--------|-----------|------|------|------|-------------------|
| Viewing Angle | | θ11 | CR ≥ 10 | 30 | 40 | – | degree |
| | | θ12 | | 30 | 40 | – | |
| | | θ21 | | 15 | 20 | – | |
| | | θ22 | | 40 | 50 | – | |
| Contrast Ratio | | CR | θ = 0° | 200 | 300 | – | – |
| Response Time | Rising | Tr | | – | 13 | 20 | ms |
| | Falling | Tf | | – | 22 | 30 | |
| Luminance | IF=23mA | L | | 200 | 250 | – | cd/m ² |
| Chromaticity | White | xw | | 0.26 | 0.31 | 0.36 | – |
| | | yw | | 0.28 | 0.33 | 0.38 | |


Basic Measure Conditions

- 1) Driving voltage: VCC = 3V
- 2) Ambient Temperature: Ta=25°C
- 3) Testing Point: Measure in the display center point and the test angle
- 4) LED Current: IF = 23mA
- 5) Testing Facility - Environmental Illumination: ≤ 1 Lux



Input/Output Terminals
TFT LCD Panel - Recommended connector Molex 51374-4073

| Pin | Symbol | Input/Output | Description |
|-----|--------|--------------|---------------------------------------------------------------|
| 1 | CP3 | C | Capacitor for power setting |
| 2 | CP4 | C | Capacitor for power setting |
| 3 | CP5 | C | Capacitor for charge pump |
| 4 | CP6 | C | Capacitor for charge pump |
| 5 | CP7 | C | Capacitor for charge pump |
| 6 | CP8 | C | Capacitor for charge pump |
| 7 | NC | – | No connection |
| 8 | PCDL | C | Capacitor for pre-charge data signal low |
| 9 | PCDH | C | Capacitor for pre-charge data signal high |
| 10 | VCOML | C | Capacitor for VCOM low |
| 11 | VCOMH | C | Capacitor for VCOM high |
| 12 | AGND | – | Analog ground |
| 13 | PVDD | C | Regulation capacitor for charge pump |
| 14 | AVDD | C | Regulation capacitor for analog voltage |
| 15 | CP1 | C | Capacitor for charge pump |
| 16 | CP2 | C | Capacitor for charge pump |
| 17 | PWM | O | Power transistor gate signal for the boost converter |
| 18 | FB | I | Main boost regulator feedback input |
| 19 | LED- | – | LED power: cathode; Note 1 below |
| 20 | NC | – | No connection; Note 1 below |
| 21 | NC | – | No connection; Note 1 below |
| 22 | LED+ | – | LED power: anode; Note 1 below |
| 23 | GND | – | Ground |
| 24 | VCC | – | Power supply for digital circuit and charge pump circuit |
| 25 | VD | I | Vertical sync input. Negative polarity |
| 26 | HD | I | Horizontal syn input. Negative polarity |
| 27 | DCLK | I | Clock signal, latch data onto line latches at the rising edge |
| 28 | DIN0 | I | Data input |
| 29 | DIN1 | I | Data input |
| 30 | DIN2 | I | Data input |
| 31 | DIN3 | I | Data input |
| 32 | DIN4 | I | Data input |
| 33 | DIN5 | I | Data input |
| 34 | DIN6 | I | Data input |
| 35 | DIN7 | I | Data input |
| 36 | SDA | I/O | Serial interface data line |
| 37 | SCL | I | Serial interface clock line |
| 38 | SCEN | I | Serial interface chip enable line |
| 39 | nSTBY | I | Sleep mode setting pin; Note 2 |
| 40 | nRESET | I | System reset pin |



Note 1: The figure to the left shows the connection of backlight LED.

Note 2: Pin 39: nSTBY

Pull High: Sleep mode is controlled by register setting. (address 0x04)

Pull Low: Panel is in sleep mode