



AND-TFT-8PA 480 x 468 Pixels LCD Color Monitor

The AND-TFT-8PA is a compact full color TFT LCD module, whose driving board is capable of converting composite video signals to the proper interface of LCD panel and is suitable for security, car TV, portable DVD, GPS, multimedia applications and other AV system applications.

This device consists of a TFT-LCD module that has 480×468 pixels on a 8 inch diagonal screen which is normally white in the display mode.

Features

- · Compatible with NTSC and PAL system
- Pixel in stripe configuration
- 8 inch diagonal screen
- High brightness
- Slim and compact
- Imager Reversion: Up/Down and Left/Right
- · Anti-glare surface treatment
- Support multi-display mode (If you use this mode, you must use a specially made timing controller.)
- · RoHS compliant

Mechanical Characteristics

Item	Specification	Unit
Screen Size	8 diagonal	inch
Outline Dimensions	172.4(W) x 132.0 (H) x 6.6 (D)(typ.)	mm
Active Area	161.28 (W) x 117.94 (H)	mm
Surface Treatment	Anti-glare	_
Weight	232 ± 15	g
Pixel Configuration	stripe	_
Pixel Pitch	0.112 (W) x 0.252 (H)	mm
Display Format	480 x 468	dot
Display Mode	Normally white	_

Absolute Maximum Rating (GND = 0V, Ta = 25°C)

Item		Symbol	Remarks	Absolute Max	kimum Rating	Unit	
item		Symbol	Remarks	Min.	Max.	Onic	
Supply Voltage for Source Driver		V _{DD2}		+9.0	+15	V	
Supply Voltage for Source Driver		V _{DD1}		-0.3	+7.0	, v	
		V _{CC}		-0.3	+6.0		
Supply Voltage for Cate Driver		V _{GH-} V _{EE}		-0.3	+40.0	V	
Supply Voltage for Gate Driver	H Level	V_{GH}		-0.3	+25.0	V	
	L Level	V _{EE}		-16	+0.3		
Analog Signal Input Loyal	•	$V_{R+,}V_{G+,}V_{B+}$	Note 1	+4	+13	V	
Analog Signal Input Level		$V_{R-,}V_{G-,}V_{B-}$		0	5.5	V	
Storage Temperature		_		-30	+80	°C	
Operation Temperature		_	Note 2	-20	+70	°C	

Note 1: V_R, V_G, V_B means analog input voltage.

Note 2: Optical characteristics are measured under Ta=+25°C.



Power Consumption ($Ta = 25^{\circ}C$)

Item		Symbol	Conditions	Specific	cations	Units	Remarks
item		Syllibol	Conditions	Тур.	Max.	Units	Remarks
Supply Current for Gate Driver	Hi level	I _{GH}	$V_{GH} = +20V$	0.3814	0.4768	mA	
Supply Current for Gate Driver	Low level	I _{EE}	V _{EE} = -8V	0.4112	0.5141	mA	
Supply Current for Source Driver (Digital)		I _{DD1}	$V_{DD1} = +3.3V$	2.0245	2.5306	mA	
Supply Current for Source Driver (Analog)		I _{DD2}	V _{DD2} = +13V	5	6.24	mA	
Supply Current for Gate Driver (Digital)		I _{CC}	V _{CC} = +3.3V	0.1	0.2	mA	
LCD Panel Power Consumption (Note 1)		_	-	78.75	98.60	mW	Note 1
Backlight lamp Power Consumption	on (Note 2)	_	_	3.6	_	W	Note 2

Note 1: The power consumption for backlight is not included.

Note 2: Backlight lamp power consumption is calculated by $I_L \times V_L$.

Recommended Driving Conditions for TFT-LCD Panel

Item		Symbol	Sp	ecificatio	ons	Unit	Remarks
item		Syllibol	Min.	Тур.	Max.	Oille	Remarks
Supply Voltage for Source Driver	Analog	V_{DD2}	+12	+13	+14	V	
	Logic	V _{DD1}	+3.0	+3.3	+3.6	, v	
Supply Voltage for Gate Driver	H Level	V_{GH}	+18	+20	+22		
	L Level	V _{EE}	-9	-8	-7	V	
	Logic	V _{CC}	+3.0	+3.3	+3.6		
Analan Cianal Insut Lavel	V_{R+}, V_{G+}, V_{B+}	V _{+, AC}	-	+4.0	_	O _{P-P}	
	(Analog Video +)	V _{+, HIGH}	11.6	11.9	12.2	V	
Analog Signal Input Level	V _{R-} , V _{G-} , V _{B-}	V _{-, AC}	_	+4.0	_	O _{P-P}	
	(Analog Video -)	V _{-, LOW}	1.6	1.9	2.2	V	
Digital Input Valtage	H Level	V _{IH}	0.7	_	V _{DD1}	V	
Digital Input Voltage	L Level	V _{IL}	-0.3	_	0.3]	
Digital Output Valtage	H Level	V _{OH}	0.7	_	V _{DD1}	V	
Digital Output Voltage	L Level	V _{OL}	-0.3	_	0.3	, v	
V _{COM}		V _{COM DC}	4.9	5.2	5.5	V	DC Component of V _{COM} Note 1

Note 1: Purdy strongly suggests that the $V_{COM\ DC}$ level shall be adjustable, and the adjustable level range is 5.2V \pm 0.3V, every module's $V_{COM\ DC}$ level shall be carefully adjusted to show a best image performance.

Backlight Driving (JST BHSR-02VS-1, Pin No.: 2)

Pin No.	Symbol	Description	Remarks
1	VL1	Input terminal (Hi voltage side)	Wire color: pink
2	VL2	Input terminal (Low voltage side)	Wire color: white Note 1
Note 1: Low voltage	side of backllight inver	ter connects with Ground of inverter circuits.	



Optical Specifications (Ta = 25°C)


Itom	Item		Conditions	Sp	ecificatio	ns	Unit	
item		Symbol	Conditions	Min.	Тур.	Max.		
	Horizontal	θ = 21, θ = 22		45	50	_		
Viewing Angle	Vertical	<i>θ</i> = 12	CR ≥ 10	10	15	_	deg	
	Vertical	θ = 11		30	35	_		
Contrast Ratio (Note 1)	•	CR	At optimized Viewing Angle	200	350	_		
Response Time	Rise	Tr	$\theta = 0$	-	15	30	ms	
Response fille	Fall	Tf	0-0	_	25	50	1115	
Brightness (Note 2)		_	Center point	300	350	_	cd/m ²	
Uniformity		U	_	70	75	_	%	
White Chromaticity (Note 2)		х	$\theta = 0$	0.270	0.300	0.330		
vvriite Cirromaticity (Note 2)		У	0-0	0.300	0.330	0.360	1 -	
Lamp Life Time +25 °C		_	-	_	30,000	_	hrs	

Note 1: CR = <u>Luminance when Testing point is White</u> Luminance when Testing point is Black

Contrast Ratio is measured in optimum common electrode voltage

Note 2: Topcon BM-7(fast) luminance meter 2° field of view is used in the testing (after 20~30 minutes operation). Lamp Current : 6mA; Inverter model: TDK-347

Block Diagram





Ta = 25°C Recommended Driving Conditions for Backlight **Specifications** Item **Symbol** Remark Unit Min. Max. Typ. V_{L} 600 660 Lamp Voltage 540 Vrms 4 Lamp Current I_I Note1 6 8 mΑ P_L Lamp Frequency Note 2 30 60 80 KHz Starting Voltage (25 °C) V_S Note 3 920 Vrms (Reference Value) Starting Voltage (0 °C) V_S Note 3 1100 Vrms (Reference Value)

Note 1: In order to satisfy the quality of B/L, no matter use what kind of inverter, the output lamp current must between Min. and Max. to avoid the abnormal display image caused by B/L. Note 2: The waveform of lamp driving voltage should be as closed to a perfect sine wave as possible. Note 3: The "Max of kick of voltage" means the minimum voltage of inverter to turn on the CCFL and it should be applied to the lamp for more than 1 second to start up. Otherwise the lamp may not be turned on.

Interface Pin Assignment Connector:

Pin #.	e Pin Assigni Symbol	I/O	Function	Remark
1	STH2	I/O	Start pulse for source driver	Note 2
2	OEH	I	Output enable for source driver	
3	POL	I	Polarity control for column inversion	
4	MOD	I	Simultaneous/sequential mode select	
5	R/L	ı	Left/Right Control for source driver	Note 2
6	V _{DD1}	_	Supply voltage of logic circuit for source driver	Note 7
7	CPH3	ı	Sample and shift clock for source driver	
8	CPH2	I	Sample and shift clock for source driver	
9	CPH1	I	Sample and shift clock for source driver	
10	VSS1	_	Ground of logic circuit for source driver	Note 6
11	V _{DD2}	-	Supply voltage of analog circuit for source driver	
12	VB-	I	Video input B for negative polarity	
13	VG-	I	Video input G for negative polarity	
14	VR-	I	Video input R for negative polarity	
15	V _{SS2}	_	Ground for analog circuit for source driver	
16	VB+	I	Video input B for positive polarity	
17	VG+	I	Video input G for positive polarity	
18	VR+	I	Video input R for positive polarity	
19	V _{SS2}	_	Ground for analog circuit for source driver	
20	STH1	I/O	Start pulse for source driver	Note 2
21	VCOM	I	Voltage for common electrode	
22	OE1	I	Output enable for gate driver	
23	OE2	I	Output enable for gate driver	
24	OE3	I	Output enable for gate driver	
25	U/D	I	Up/Down Control for gate drive	Note 1
26	CKV	I	Shift clock for gate driver	
27	STVD	I/O	Vertical start pulse	Note 1
28	STVU	I/O	Vertical start pulse	Note 1
29	VCC	_	Power supply for gate driver circuit	Note 3
30	V _{EE}	-	Negative power gate driver	Note 4
31	V _{GH}	-	Positive power gate driver	Note 5
32	GND	_	Ground for gate driver	



Note 1

U/D	STVD	STVU	Scanning Direction
Vcc	Input	Output	Up to Down
GND	Output	Input	Down to Up

Note 2

R/L	STH1	STH2	Scanning Direction
Vcc	Input	Output	Left to Right
GND	Output	Input	Right to Left

Note 3: V_{CC} Typ. = +3.3V


Note 4: V_{EE}Typ. = -8V

Note 5: V_{GH} Typ. = +20V

Note 6: V_{DD2} Typ. = +13V

Note 7: V_{DD1} Typ. = +3.3V

Pixel Arrangement and input connector pin no.





Timing Characteristics of Input Signals

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Remarks
Rising Time	t _r	_	_	10	ns	
Falling Time	t _f	_	_	10	ns	
High and low level pulse width	t _{CPH}	9.2	9.6	10.0	MHz	CPH1 ~CPH3
CPH pulse duty	t _{CWH}	30	50	70	%	CPH1 ~ CPH3
STH setup time	t _{SUH}	20	_	_	ns	STH1, STH2
STH hold time	t _{HDH}	20	_	-	ns	STH1, STH2
STH pulse width	t _{STH}	_	1	-	t _{CPH}	STH1, STH2
STH period	t _H	61.5	63.5	65.5	μs	STH1, STH2
OEH pulse width	t _{OEH}	_	3.47	-	μs	OEH
Samplle and hold disable time	t _{DIS1}	_	7.43	_	μs	
OEV pulse width	t _{OEV}	_	52.3	-	μs	OEV
CKV pulse width	t _{CKV}	_	15.8	-	μs	CKV
Horizontal display start	t _{SH}	_	0	-	t _{CPH} /3	
Horizontal display timing range	t _{DH}	_	480	-	t _{CPH}	
STV pusle width	t _{STV}	_	1.5	_	t _H	STVD, STVU
Horizontal lines per field	t _V	256	262	268	t _H	
Vertical display start	t _{SV}	_	3	-	t _H	
Vertical display timing range	t _{DV}	_	234	_	t _H	
Distance from OEH to STVD (odd field)	t _{DIS2}	_	33.9	-	μS	
Distance from OEH to STVD (evenfield)	t _{DIS3}	_	2.2	_	μs	
OE (1, 2, 3) pulse width 1	Poev1	_	4.2	-	μs	
OE (1, 2, 3) pulse width 2	Poev2	-	81.6	-	μS	
Distance from CKV to OE1	T _{fa1}	_	14.9	_	μs	
Distance from OE1 to another OE2	T _{ra2}	_	18.1	-	μs	
Distance from OE2 to another OE3	T _{ra3}	-	18.1	-	μs	
Distance2 from POL to STVD(u)	T _{pol}	_	2	-	t _H	
			-			



