STM32F313xx



ARM™Cortex-M4 32b MCU+FPU, up to 256KB Flash+48KB SRAM 4 ADCs, 2 DAC ch., 7 comp., 4 PGA, timers, 1.8 V operation

Datasheet - production data

LQFP48 (7 × 7 mm) LQFP64 (10 × 10 mm) LQFP100 (14 × 14 mm)



Features

- Core: ARM® 32-bit Cortex™-M4 with FPU CPU (72 MHz max), single-cycle multiplication and HW division, DSP instruction with FPU (floating-point unit), MPU (memory protection unit) and 90 DMIPS (from CCM)/1.25 DMIPS/MHz (Dhrystone 2.1)
- Operating conditions:
 - VDD: 1.8V +/- 8%
 - VDDA voltage range: 1.65 to 3.6 V
- Memories
 - 128 to 256 Kbytes of Flash memory
 - Up to 40 Kbytes of SRAM on data bus with HW parity check
 - 8 Kbytes of SRAM on instruction bus with HW parity check (CCM)
- · CRC calculation unit
- Reset and supply management
 - Low power modes: Sleep and Stop
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x 16 PLL option
 - Internal 40 kHz oscillator
- Up to 86 fast I/Os
 - All mappable on external interrupt vectors
 - Several 5 V-tolerant
- 12-channel DMA controller
- Up to four ADC 0.20 µS (up to 38 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, separate analog supply from 1.8 to 3.6 V
- Up to two 12-bit DAC channels with analog supply from 2.4 to 3.6 V
- Seven fast rail-to-rail analog comparators with analog supply from 1.65 to 3.6 V

- Up to four operational amplifiers that can be used in PGA mode, all terminal accessible with analog supply from 2.4 to 3.6 V
- Up to 23 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- Up to 13 timers
 - One 32-bit timer and two 16-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - Up to two 16-bit 6-channel advancedcontrol timers, with up to 6 PWM channels, deadtime generation and emergency stop
 - One 16-bit timer with 2 IC/OCs, 1
 OCN/PWM, deadtime generation and emergency stop
 - Two 16-bit timers with IC/OC/OCN/PWM, deadtime generation and emergency stop
 - 2 watchdog timers (independent, window)
 - SysTick timer: 24-bit downcounter
 - Up to two 16-bit basic timers to drive the DAC
- Calendar RTC with Alarm, periodic wakeup from Stop
- · Communication interfaces
 - CAN interface (2.0B Active)
 - Two I2C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP
 - Up to five USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
 - Up to three SPIs, two with multiplexed I2S interface, 4 to 16 programmable bit frame
 - Infrared Transmitter
- Cortex-M4 with FPU ETM, Serial wire debug, JTAG
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F313xx	STM32F313CC, STM32F313RC, STM32F313VC

Contents STM32F31xx

Contents

2/124

1	Introd	duction	8
2	Desci	ription	9
3	Funct	tional overview	2
	3.1	ARM [®] Cortex [™] -M 4 with FPU core with embedded Flash and SRAM 1	2
	3.2	Memory protection unit (MPU)	
	3.3	Embedded Flash memory	
	3.4	Embedded SRAM	13
	3.5	Boot modes	13
	3.6	Cyclic redundancy check (CRC) 1	13
	3.7	Power management	14
		3.7.1 Power supply schemes	14
		3.7.2 Power supply supervision	14
		3.7.3 Low-power modes	14
	3.8	Clocks and startup	15
	3.9	General-purpose input/outputs (GPIOs)	7
	3.10	Direct memory access (DMA)	7
	3.11	Interrupts and events 1	7
		3.11.1 Nested vectored interrupt controller (NVIC)	17
	3.12	Fast analog-to-digital converter (ADC)	8
	Sign	3.12.1 Temperature sensor	18
~2°O'		3.12.2 Internal voltage reference (V _{REFINT})	18
Ó		3.12.3 OPAMP reference voltage (VOPAMP)	18
	3.13	Digital-to-analog converter (DAC)	19
	3.14	Operational amplifier (OPAMP)	9
	3.15	Fast comparators (COMP)	9
	3.16	Timers and watchdogs	20
		3.16.1 Advanced timers (TIM1, TIM8)	20
		3.16.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) 2	21
		3.16.3 Basic timers (TIM6, TIM7)	21
		3.16.4 Independent watchdog (IWDG)	
		3.16.5 Window watchdog (WWDG)	22

DocID024472 Rev 1

		3.16.6 SysTick timer	22						
	3.17	Real-time clock (RTC) and backup registers	22						
	3.18	Inter-integrated circuit interface (I ² C)	23						
	3.19	Universal synchronous/asynchronous receiver transmitter (USART)	24						
	3.20	Universal asynchronous receiver transmitter (UART)	24						
	3.21	Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S) . 24							
	3.22	Controller area network (CAN)	25						
	3.23	Infrared Transmitter	25						
	3.24	Touch sensing controller (TSC)	26						
	3.25	Development support	28						
		3.25.1 Serial wire JTAG debug port (SWJ-DP)	28						
		3.25.2 Embedded trace macrocell™	. 28						
_									
4	Pinou	ts and pin description	29						
5	Memo	ory mapping	48						
		3/150							
6	Electr	rical characteristics	51						
	6.1	Parameter conditions	51						
		6.1.1 Minimum and maximum values	51						
		6.1.2 Typical values	51						
		6.1.3 Typical curves							
		6.1.4 Loading capacitor							
	34	6.1.5 Pin input voltage							
7/6	3	6.1.6 Power supply scheme							
SO.		6.1.7 Current consumption measurement							
O	6.2	Absolute maximum ratings							
	6.3	Operating conditions							
		6.3.1 General operating conditions							
		6.3.2 Operating conditions at power-up / power-down							
		6.3.3 Embedded reference voltage							
		6.3.4 Supply current characteristics	57						
		6.3.5 Wakeup time from low-power mode	67						
		6.3.6 External clock source characteristics							
		6.3.7 Internal clock source characteristics	74						
		6.3.8 PLL characteristics	75						

		6.3.9	Memory characteristics	76
		6.3.10	EMC characteristics	
		6.3.11	Electrical sensitivity characteristics	
		6.3.12	I/O current injection characteristics	
		6.3.13	I/O port characteristics	
		6.3.14	NRST pin characteristics	
		6.3.15	NPOR pin characteristics	86
		6.3.16	Timer characteristics	86
		6.3.17	Communications interfaces	89
		6.3.18	ADC characteristics	95
		6.3.19	DAC electrical specifications	104
		6.3.20	Comparator characteristics	106
		6.3.21	Operational amplifier characteristics	108
		6.3.22	Temperature sensor characteristics	111
7	Pack	rage cha	aracteristics	112
•	7.1	Dookoo	ge mechanical data	112
	,	i acnaç	al characteristics	
	7.2			
		7.2.1	Reference document	
		7.2.2	Selecting the product temperature range	120
8	Part	number	ring	. 122
۵	Des:	eion his	to me	122
∽	ROVI	einn nie	T/\F\/	71/4

STM32F31xx List of tables

List of tables

Table 1.	Device summary	1
Table 2.	STM32F31x family device features and peripheral counts	. 10
Table 3.	Timer feature comparison	. 20
Table 4.	Comparison of I2C analog and digital filters	
Table 5.	STM32F31x I ² C implementation	. 23
Table 6.	USART features	
Table 7.	STM32F31x SPI/I2S implementation	
Table 8.	Capacitive sensing GPIOs available on STM32F313xx devices	. 27
Table 9.	No. of capacitive sensing channels available on	
	STM32F313xx devices	. 27
Table 10.	Legend/abbreviations used in the pinout table	. 32
Table 11.	STM32F313xx pin definitions	. 33
Table 12.	Alternate functions for port A	. 40
Table 13.	Alternate functions for port B	. 42
Table 14.	Alternate functions for port B	. 44
Table 15.	Alternate functions for port D	. 45
Table 16.	Alternate functions for port E	. 46
Table 17.	Alternate functions for port F	. 47
Table 18.	STM32F31x memory map and peripheral register boundary	
	addresses	. 49
Table 19.	Voltage characteristics	. 53
Table 20.	Current characteristics	. 54
Table 21.	Thermal characteristics	. 54
Table 22.	General operating conditions	
Table 23.	Operating conditions at power-up / power-down	
Table 24.	Embedded internal reference voltage	
Table 25.	Internal reference voltage calibration values	. 56
Table 26.	Typical and maximum current consumption from V _{DD} supply	
	at V _{DD} = 1.94 V	
Table 27.	Typical and maximum current consumption from the V _{DDA} supply	. 59
Table 28.	Typical and maximum V _{DD} consumption in Stop mode	
Table 29.	Typical and maximum V _{DDA} consumption in Stop mode	
Table 30.	Typical current consumption in Run mode, code with data processing running from Flas	
Table 31.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 32.	Switching output I/O current consumption	
Table 33.	Peripheral current consumption	
Table 34.	Low-power mode wakeup timings	
Table 35.	High-speed external user clock characteristics	
Table 36.	Low-speed external user clock characteristics	
Table 37.	HSE oscillator characteristics	
Table 38.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 39.	HSI oscillator characteristics	
Table 40.	LSI oscillator characteristics	
Table 41.	PLL characteristics	
Table 42.	Flash memory characteristics	
Table 43.	Flash memory endurance and data retention	
Table 44.	EMS characteristics	
Table 45.	EMI characteristics	. 78



List of tables STM32F31xx

Table 46.	ESD absolute maximum ratings	. 78
Table 47.	Electrical sensitivities	
Table 48.	I/O current injection susceptibility	. 80
Table 49.	I/O static characteristics	. 81
Table 50.	Output voltage characteristics	. 83
Table 51.	I/O AC characteristics	. 84
Table 52.	NRST pin characteristics	. 85
Table 53.	NPOR pin characteristics	. 86
Table 54.	TIMx characteristics	. 86
Table 55.	IWDG min/max timeout period at 40 kHz (LSI)	
Table 56.	WWDG min-max timeout value @72 MHz (PCLK)	. 88
Table 57.	I2C timings specification (see I2C specification, rev.03, June 2007)	. 89
Table 58.	I2C analog filter characteristics	
Table 59.	SPI characteristics	. 91
Table 60.	I ² S characteristics	
Table 61.	ADC characteristics	
Table 62.	Maximum ADC RAIN	
Table 63.	ADC accuracy - limited test conditions 1)	. 98
Table 64.	ADC accuracy - limited test conditions 1)	100
Table 65.	ADC accuracy	102
Table 66.	DAC characteristics	104
Table 67.	Comparator characteristics	106
Table 68.	Operational amplifier characteristics	108
Table 69.	TS characteristics	111
Table 70.	Temperature sensor calibration values	111
Table 71.	LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data	
Table 72.	LQFP64 – 10 x 10 mm low-profile quad flat package mechanical data	
Table 73.	LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data	117
Table 74.	Package thermal characteristics	
Table 75.	Ordering information scheme	
Table 76.	Document revision history	123
	Ordering information scheme Document revision history	
	40.	
	2.10	
, GO.		
003		

STM32F31xx List of figures

List of figures

Figure 1.	STM32F313xx block diagram
Figure 2.	Clock tree
Figure 3.	Infrared transmitter
Figure 4.	STM32F313xx LQFP48 pinout
Figure 5.	STM32F313xx LQFP64 pinout
Figure 6.	STM32F313xx LQFP100 pinout
Figure 7.	STM32F31x memory map
Figure 8.	Pin loading conditions51
Figure 9.	Pin input voltage
Figure 10.	Power supply scheme52
Figure 11.	Current consumption measurement scheme
Figure 12.	High-speed external clock source AC timing diagram
Figure 13.	Low-speed external clock source AC timing diagram69
Figure 14.	Typical application with an 8 MHz crystal 71
Figure 15.	Typical application with a 32.768 kHz crystal
Figure 16.	HSI oscillator accuracy characterization results
Figure 17.	TC and TTa I/O input characteristics
Figure 18.	Five volt tolerant (FT and FTf) I/O input characteristics
Figure 19.	I/O AC characteristics definition 85 Recommended NRST pin protection 85
Figure 20.	Recommended NRST pin protection
Figure 21.	I ² C bus AC waveforms and measurement circuit
Figure 22.	SPI timing diagram - slave mode and CPHA = 0
Figure 23.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ 92
Figure 24.	SPI timing diagram - master mode ⁽¹⁾
Figure 25.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾
Figure 26.	I ² S master timing diagram (Philips protocol) ⁽¹⁾ 95
Figure 27.	ADC accuracy characteristics
Figure 28.	Typical connection diagram using the ADC
Figure 29.	12-bit buffered /non-buffered DAC
Figure 30.	OPAMP Voltage Noise versus Frequency
Figure 31.	LQFP100 – 14 x 14 mm, 100-pin low-profile quad flat package outline
Figure 32.	Recommended footprint
Figure 33.	LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline
Figure 34.	Recommended footprint
Figure 35.	LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package outline
Figure 36.	Recommended footbrint



Introduction STM32F31xx

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F31x microcontrollers.

This STM32F31x datasheet should be read in conjunction with the STM32F31x reference manual. The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Cortex[™]-M4 with FPU core please refer to:

- Cortex™-M4 with FPU Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.subset.cortexm.m4/ index.html
- STM32F3xxx and STM32F4xxx Cortex-M4 programming manual (PM0214) available from the www.st.com website at the following address: http://www.st.com/internet/com/TECHNICAL_RESOURCES/ TECHNICAL_LITERATURE/PROGRAMMING_MANUAL/DM00046982.pdf



8/124 DocID024472 Rev 1

STM32F31xx Description

2 Description

The STM32F313xx family is based on the high-performance ARM® Cortex™-M4 with FPU 32-bit RISC core operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 48 Kbytes of SRAM) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer up to four fast 12-bit ADCs (5 Msps), up to seven comparators, up to four operational amplifiers, up to two DAC channels, a low-power RTC, up to five general-purpose 16-bit timers, one general-purpose 32-bit timer, and two timers dedicated to motor control. They also feature standard and advanced communication interfaces: up to two I²Cs, up to three SPIs (two SPIs are with multiplexed full-duplex I2Ss on STM32F313xx devices), three USARTs, up to two UARTs and CAN. To achieve audio class accuracy, the I2S peripherals can be clocked via an external PLL.

The STM32F313xx family operates in the -40 to +85 °C and -40 to +105 °C temperature ranges. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F313xx family offers devices in three packages ranging from 48 pins to 100 pins.

The set of included peripherals changes with the device chosen.



Description STM32F31xx

Table 2. STM32F31x family device features and peripheral counts

	Peripheral			//32F 3Сх	STM 313			//32F 3Vx	
	Flash (Kbytes)	128	256	128	256	128	256		
	SRAM (Kbytes) on data bus		32	40	32	40	32	40	
	SRAM (Kbytes (CCM: core co		•		8				
		Advanced control			2 (1	6-bit)			
	Timers	General purpose				6-bit) 2-bit)	. (3)	
		Basic			2 (1	6-bit)	C		
		SPI(I2S) ⁽¹⁾			3	(2)	100		
		I ² C				2	<i>y</i>		
	Comm. interfaces	USART	3						
		UART	2						
		CAN	1						
		Normal I/Os (TC, TTa)	O)	19)5	2	6	4	14	
	GPIOs	5 volts Tolerant I/Os (FT, FTf)	1	17	2	5	4	12	
	DMA channels	190	12						
	12-bit ADCs)	4						
	12-bit DAC cha	annels				2			
10	Analog compa	rator	7						
	Operational an	nplifiers	4						
7102	CPU frequency	у	72 MHz						
	Operating volta	age		V _{DD} = 1.8	3 V +/- 8%, \	$V_{\text{DDA}} = 1.6$	5 V to 3.6 \	/	
	Operating tem	perature	Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C Junction temperature: - 40 to 125 °C						
	Packages		LQF	FP48	LQF	P64	LQF	P100	

In 128K and 256K Flash STM32F313xx devices the SPI interfaces can work in an exclusive way in either the SPI mode or the I²S audio mode.

STM32F31xx Description




Figure 1. STM32F313xx block diagram

1. AF: alternate function on I/O pins.

3 Functional overview

3.1 ARM[®] Cortex[™]-M4 with FPU core with embedded Flash and SRAM

The ARM Cortex-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F313xx family is compatible with all ARM tools and software.

Figure 1 shows the general block diagrams of the STM32F313xx family devices.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

All STM32F313xx devices feature up to 256 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

12/124 DocID024472 Rev 1

3.4 Embedded SRAM

STM32F313xx devices feature up to 48 Kbytes of embedded SRAM with hardware parity check. The memory can be accessed in read/write at CPU clock speed with 0 wait states, allowing the CPU to achieve 90 Dhrystone Mips at 72 MHz (when running code from CCM, core coupled memory).

- 8 Kbytes of SRAM mapped on the instruction bus (Core Coupled Memory (CCM)), used to execute critical routines or to access data (parity check on all of CCM RAM).
- 40 Kbytes of SRAM mapped on the data bus (parity check on first 16 Kbytes of SRAM).

3.5 Boot modes

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10) or USART2 (PD5/PD6) or I2C1 (PB6/PB7).

3.6 Cyclic redundancy check (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

Josolete

3.7 Power management

3.7.1 Power supply schemes

 V_{SS}, V_{DD} = 1.8 V+/- 8%: external power supply for I/Os and core. It is provided externally through V_{DD} pins.

- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supply for ADC, DACs, comparators operational amplifiers, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the DACs and operational amplifiers are used and 1.8 V when the ADC is used). The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be provided first.
- V_{BAT}: must be always connected to V_{DD} power supply.

3.7.2 Power supply supervision

The device power on reset is controlled through the external NPOR pin. The device remains in reset state when NPOR pin is held low.

To guarantee a proper power-on reset, the NPOR pin must be held low when VDDA is applied. Then, when VDD is stable, the reset state can be exited by:

- either putting the NPOR pin in high impedance. NPOR pin has an internal pull up.
- or forcing the pin to high level by connecting it to V_{DDA}.

3.7.3 Low-power modes

The STM32F313xx supports two low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Sleep mode
 - In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the RTC alarm, COMPx, I2Cx or U(S)ARTx.


Note:


The RTC, the IWDG and the corresponding clock sources are not stopped by entering Stop mode.

3.8 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.





3.9 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.10 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose timers, DAC and ADC.

3.11 Interrupts and events

3.11.1 Nested vectored interrupt controller (NVIC)

The STM32F313xx devices embed a nested vectored interrupt controller (NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- · Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.12 Fast analog-to-digital converter (ADC)

Up to four fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6 bit, are embedded in the STM32F313xx family devices. The ADCs have up to 38 external channels. Some of the external channels are shared between ADC1&2 and between ADC3&4, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs have also internal channels: Temperature sensor connected to ADC1 channel 16, Voltage reference V_{REFINT} connected to the 4 ADCs channel 18, VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to ADC2 channel 17, VOPAMP3 connected to ADC3 channel 17, VOPAMP4 connected to ADC4 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

ducils

The events generated by the general-purpose timers and the advanced-control timers can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.12.1 Temperature sensor

The temperature sensor (TS) generates a voltage $V_{\mbox{\footnotesize SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.12.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN18 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.12.3 OPAMP reference voltage (VOPAMP)

Every OPAMP reference voltage can be measured using a corresponding ADC internal channel: VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to ADC2

channel 17, VOPAMP3 connected to ADC3 channel 17, VOPAMP4 connected to ADC4 channel 17.

3.13 Digital-to-analog converter (DAC)

Up to two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels on STM32F313xx devices
- 8-bit or 10-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability on STM32F313xx devices
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions on STM32F313xx devices
- DMA capability (for each channel on STM32F313xx devices)
- External triggers for conversion

3.14 Operational amplifier (OPAMP)

The STM32F313xx embeds up to four operational amplifiers with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

3.15 Fast comparators (COMP)

The STM32F313xx devices embed seven fast rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pin
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 24: Embedded internal reference voltage on page 56* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined per pair into a window comparator

3.16 Timers and watchdogs

The STM32F313xx includes up to two advanced control timers, up to 6 general-purpose timers, two basic timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementary outputs
Advanced	TIM1, TIM8 (on STM32F313xx devices only)	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	401	Yes
General- purpose	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3, TIM4	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7 (on STM32F313xx devices only)	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 3. Timer feature comparison

3.16.1 Advanced timers (TIM1, TIM8)

The advanced-control timers (TIM1 on all devices and TIM8 on STM32F313xx devices) can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in *Section 3.16.2* using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

3.16.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the STM32F313xx (see *Table 3* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, 3, and TIM4

These are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and 4 have 16-bit auto-reload up/downcounters and 16-bit prescalers.

These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.16.3 Basic timers (TIM6, TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

3.16.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.16.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.16.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- oducils Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

Real-time clock (RTC) and backup registers 3.17

The RTC and the 16 backup registers are supplied through V_{DD} supply pin. The backup registers are sixteen 32-bit registers used to store 64 bytes of user application data when V_{DD} power is not present.

They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30 and 31 days of the month.
- Two programmable alarms with wake up from Stop mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.

3.18 Inter-integrated circuit interface (I²C)

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 KHz), fast (up to 400 KHz) and fast mode + (up to 1 MHz) modes.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

Table 4. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the I2Cx (x=1,2) to wake up the MCU from Stop mode on address match.

The I2C interfaces can be served by the DMA controller.

Refer to Table 5 for the features available in I2C1 and I2C2.

Table 5. STM32F31x I²C implementation

	I2C features ⁽¹⁾	I2C1	I2C2
	7-bit addressing mode	Х	Х
	10-bit addressing mode	Х	Х
Obsole	Standard mode (up to 100 kbit/s)	Х	Х
	Fast mode (up to 400 kbit/s)	Х	Х
	Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х
	Independent clock	Х	Х
	SMBus	Х	Х
	Wakeup from STOP	Х	Х

^{1.} X = supported.

Universal synchronous/asynchronous receiver transmitter 3.19 (USART)

The STM32F313xx devices have three embedded universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbits/s.

They provide hardware management of the CTS and RTS signals, they support IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller.

Universal asynchronous receiver transmitter (UART) 3.20

The STM32F313xx devices have 2 embedded universal asynchronous receiver transmitters (UART4, and UART5). The UART interfaces support IrDA SIR ENDEC, multiprocessor communication mode and single-wire half-duplex communication mode. The UART4 interface can be served by the DMA controller.

Refer to Table 6 for the features available in all U(S)ARTs interfaces

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	UART5
Hardware flow control for modem	X	X	Х		
Continuous communication using DMA	Х	Х	Х	Х	
Multiprocessor communication	Х	Х	Х	Х	Х
Synchronous mode	Х	Х	Х		
Smartcard mode	Х	Х	Х		
Single-wire half-duplex communication	Х	Х	Х	Х	Х
IrDA SIR ENDEC block	Х	Х	Х	Х	Х
LIN mode	Х	Х	Х	Х	Х
Dual clock domain and wakeup from Stop mode	Х	Х	Х	Х	Х
Receiver timeout interrupt	Х	Х	Х	Х	Х
Modbus communication	Х	Х	Х	Х	Х
Auto baud rate detection	Х	Х	Х		
Driver Enable	Х	Х	Х		

Table 6. USART features

3.21 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

24/124 DocID024472 Rev 1

^{1.} X = supported.

> Two standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex and full duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

Refer to *Table 7* for the features available in SPI1, SPI2 and SPI3.

SPI features⁽¹⁾ SPI1 SPI2 SPI3 Hardware CRC calculation Χ Χ X X Rx/Tx FIFO Χ Χ Х Χ Х NSS pulse mode X I2S mode Χ Х TI mode Χ

Table 7. STM32F31x SPI/I2S implementation

3.22

Controller area network (CAN)

The CAN is compliant with an can read The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.23 **Infrared Transmitter**

The STM32F313xx devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.

TIMER 16
(for envelop)

TIMER 17
(for carrier)

OC

MS30365V1

Figure 3. Infrared transmitter

3.24 Touch sensing controller (TSC)

one te P

The STM32F313xx devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

26/124 DocID024472 Rev 1

Table 8. Capacitive sensing GPIOs available on STM32F313xx devices

Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
'	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4
2	TSC_G2_IO2	PA5
2	TSC_G2_IO3	PA6
	TSC_G2_IO4	PA7
	TSC_G3_IO1	PC5
3	TSC_G3_IO2	PB0
	TSC_G3_IO3	PB1
	TSC_G4_IO1	PA9
4	TSC_G4_IO2	PA10
4	TSC_G4_IO3	PA13
	TSC_G4_IO4	PA14
	ı	10,

Group	Capacitive sensing signal name	Pin name
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB11
6	TSC_G6_IO2	PB12
0	TSC_G6_IO3	PB13
	TSC_G6_IO4	PB14
	TSC_G7_IO1	PE2
7	TSC_G7_IO2	PE3
'	TSC_G7_IO3	PE4
	TSC_G7_IO4	PE5
8	TSC_G8_IO1	PD12
	TSC_G8_IO2	PD13
	TSC_G8_IO3	PD14
	TSC_G8_IO4	PD15

Table 9. No. of capacitive sensing channels available on STM32F313xx devices

	Analog I/O group	Number of capacitive sensing channels							
	Allalog I/O gloup	STM32F31xVx	STM32F31xRx	STM32F31xCx					
	G1	3	3	3					
	G2	3	3	3					
	G3	2	2	1					
-1050	G4	3	3	3					
Oh	G5	3	3	3					
	G6	3	3	3					
	G7	3	0	0					
	G8	3	0	0					
	Number of capacitive sensing channels	23	17	16					

3.25 Development support

3.25.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.25.2 Embedded trace macrocell™

The ARM embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F313xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using a high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

28/124 DocID024472 Rev 1

MS30356V2

Pinouts and pin description 4

<u>______</u> 48 47 46 45 44 43 42 41 40 39 38 37 36 D VDD 3 VBAT □ 1 35 🗖 VSS_3 PC13 ☐ PC14/OSC32 IN 34 🏻 PA13 PC15/OSC32 OUT 4 33 🗖 PA12 32 | PA11 PF0/OSC IN ☐ 5 31 PA10 PF1/OSC OUT ☐ 6 LQFP48 30 PA9 NRST □ 7 29 🗖 PA8 VSSA/VREF- ☐ 8 28 PB15 VDDA/VREF+ ☐ 9 27 🗖 PB14 PA0 ☐ 10 26 PB13 PA1 1 11 25 PB12 PA2 🗖 12 13 14 15 16 17 18 19 20 21 22 23 24

Figure 4. STM32F313xx LQFP48 pinout

Obsolete Product





Figure 5. STM32F313xx LQFP64 pinout

30/124 DocID024472 Rev 1

Figure 6. STM32F313xx LQFP100 pinout



47/

Table 10. Legend/abbreviations used in the pinout table

	Na	me	Abbreviation	Definition			
	Pin r	name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name				
			S	Supply pin			
	Pin	type	I	Input only pin			
			I/O	Input / output pin			
			FT	5 V tolerant I/O			
			FTf	5 V tolerant I/O, FM+ capable			
			TTa	3.3 V tolerant I/O directly connected to ADC			
	I/O str	ucture	TC	Standard 3.3V I/O			
			В	Dedicated BOOT0 pin			
			RST	Bidirectional reset pin with embedded weak pull-up resistor			
			POR	External power on reset pin with embedded weak pull-up resistor, powered from VDDA			
	No	tes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset				
		Alternate functions	Functions selected through GPIOx_AFR registers				
	Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers				
Obsole	ie P	rodu	Cit				

Table 11. STM32F313xx pin definitions

Pin number					DIG 11.	O I IV	32F313XX pin definitions Pin fun	ctions
	ı numk	Jei					rin iun	CHOHS
LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
1			PE2	I/O	FT	(1)	TRACECK, TIM3_CH1, TSC_G7_IO1	
2			PE3	I/O	FT	(1)	TRACED0, TIM3_CH2, TSC_G7_IO2	ci(S)
3			PE4	I/O	FT	(1)	TRACED1, TIM3_CH3, TSC_G7_IO3	OGIOTO
4			PE5	I/O	FT	(1)	TRACED2, TIM3_CH4, TSC_G7_IO4	70
5			PE6	I/O	FT	(1)	TRACED3	WKUP3, RTC_TAMP3
6	1	1	V _{BAT} ⁽²⁾	S			Backup power supply	
7	2	2	PC13 ⁽³⁾	I/O	TC		TIM1_CH1N	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT
8	3	3	PC14 ⁽³⁾ OSC32_IN (PC14)	I/O	TC		-05	OSC32_IN
9	4	4	PC15 ⁽³⁾ OSC32_ OUT (PC15)	I/O	TC))		OSC32_OUT
10			PF9	I/O	FT	(1)	TIM15_CH1, SPI2_SCK	
11			PF10	I/O	FT	(1)	TIM15_CH2, SPI2_SCK	
12	5	5	PF0- OSC_IN (PF0)	I/O	FTf		TIM1_CH3N, I2C2_SDA	OSC_IN
13	6	6	PF1- OSC_OUT (PF1)	I/O	FTf		I2C2_SCL	OSC_OUT
14	7	7	NRST	I/O	RST		Device reset input / interna	Il reset output (active low)
15	8		PC0	I/O	TTa	(1)		ADC12_IN6, COMP7_INM
16	9		PC1	I/O	TTa	(1)		ADC12_IN7, COMP7_INP
17	10		PC2	I/O	TTa	(1)	COMP7_OUT	ADC12_IN8
18	11		PC3	I/O	TTa	(1)	TIM1_BKIN2	ADC12_IN9
19			PF2	I/O	TTa	(1)		ADC12_IN10
20	12	8	VSSA/ VREF-	S			Analog ground/Negati	ve reference voltage
21			VREF+	S			Positive reference voltage	
22			VDDA	S			Analog pov	ver supply



Table 11. STM32F313xx pin definitions (continued)

Pin number				. 3110		Pin functions			
LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
	13	9	VDDA/ VREF+	S			Analog power supply/Po	sitive reference voltage	
23	14	10	PA0	I/O	ТТа		USART2_CTS, TIM2_CH1_ETR, TIM8_BKIN, TIM8_ETR, TSC_G1_IO1, COMP1_OUT	ADC1_IN1, COMP1_INM, RTC_ TAMP2, WKUP1, COMP7_INP	
24	15	11	PA1	I/O	TTa		USART2_RTS, TIM2_CH2, TSC_G1_IO2, TIM15_CH1N, RTC_REFIN	ADC1_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP	
25	16	12	PA2	I/O	TTa		USART2_TX, TIM2_CH3, TIM15_CH1, TSC_G1_IO3, COMP2_OUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT	
26	17	13	PA3	I/O	TTa		USART2_RX, TIM2_CH4, TIM15_CH2, TSC_G1_IO4	ADC1_IN4, OPAMP1_VINP, COMP2_INP, OPAMP1_VINM	
27	18		PF4	I/O	TTa	(1)	COMP1_OUT	ADC1_IN5	
28	19		VDD_4	S	7/	91			
29	20	14	PA4	1/0	ТТа		SPI1_NSS, SPI3_NSS, I2S3_WS, USART2_CK, TSC_G2_IO1, TIM3_CH2	ADC2_IN1, DAC1_OUT1, OPAMP4_VINP, COMP1_INM, COMP2_INM, COMP3_INM, COMP4_INM, COMP5_INM, COMP6_INM, COMP7_INM	
30	21	15	PA5	I/O	ТТа		SPI1_SCK, TIM2_CH1_ETR, TSC_G2_IO2	ADC2_IN2, DAC1_OUT2 OPAMP1_VINP, OPAMP2_VINM, OPAMP3_VINP, COMP1_INM, COMP2_INM, COMP3_INM, COMP4_INM, COMP5_INM, COMP6_INM, COMP7_INM	
31	22	16	PA6	I/O	ТТа		SPI1_MISO, TIM3_CH1, TIM8_BKIN, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3	ADC2_IN3, OPAMP2_VOUT	
32	23	17	PA7	I/O	ТТа		SPI1_MOSI, TIM3_CH2, TIM17_CH1, TIM1_CH1N, TIM8_CH1N, TSC_G2_IO4, COMP2_OUT	ADC2_IN4, COMP2_INP, OPAMP2_VINP, OPAMP1_VINP	
33	24		PC4	I/O	TTa	(1)	USART1_TX	ADC2_IN5	

Table 11. STM32F313xx pin definitions (continued)

Pir	n numb	oer					Pin fun	
LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
34	25		PC5	I/O	TTa	(1)	USART1_RX, TSC_G3_IO1	ADC2_IN11, OPAMP2_VINM, OPAMP1_VINM
35	26	18	PB0	I/O	ТТа		TIM3_CH3, TIM1_CH2N, TIM8_CH2N, TSC_G3_IO2	ADC3_IN12, COMP4_INP, OPAMP3_VINP, OPAMP2_VINP
36	27	19	PB1	I/O	ТТа		TIM3_CH4, TIM1_CH3N, TIM8_CH3N, COMP4_OUT, TSC_G3_IO3	ADC3_IN1, OPAMP3_VOUT
37	28	20	NPOR	ı	POR	(4)	Device power-	on reset input
38			PE7	I/O	TTa	(1)	TIM1_ETR	ADC3_IN13, COMP4_INP
39			PE8	I/O	TTa	(1)	TIM1_CH1N	COMP4_INM, ADC34_IN6
40			PE9	I/O	TTa	(1)	TIM1_CH1	ADC3_IN2
41			PE10	I/O	TTa	(1)	TIM1_CH2N	ADC3_IN14
42			PE11	I/O	TTa	(1)	TIM1_CH2	ADC3_IN15
43			PE12	I/O	TTa	(1)	TIM1_CH3N	ADC3_IN16
44			PE13	I/O	TTa	(1)	TIM1_CH3	ADC3_IN3
45			PE14	I/O	TTa	(1)	TIM1_CH4, TIM1_BKIN2	ADC4_IN1
46			PE15	I/O	TTa	(1)	USART3_RX, TIM1_BKIN	ADC4_IN2
47	29	21	PB10	I/O	ТТа		USART3_TX, TIM2_CH3, TSC_SYNC	COMP5_INM, OPAMP4_VINM, OPAMP3_VINM
48	30	22	PB11	I/O	ТТа		USART3_RX, TIM2_CH4, TSC_G6_IO1	COMP6_INP, OPAMP4_VINP
49	31	23	VSS_2	S			Digital (ground
50	32	24	VDD_2	S			Digital pow	ver supply
51	33	25	PB12	I/O	ТТа		SPI2_NSS, I2S2_WS, I2C2_SMBA, USART3_CK, TIM1_BKIN, TSC_G6_IO2	ADC4_IN3, COMP3_INM, OPAMP4_VOUT,
52	34	26	PB13	I/O	ТТа		SPI2_SCK, I2S2_CK, USART3_CTS, TIM1_CH1N, TSC_G6_IO3	ADC3_IN5, COMP5_INP, OPAMP4_VINP, OPAMP3_VINP
53	35	27	PB14	I/O	ТТа		SPI2_MISO, I2S2ext_SD, USART3_RTS, TIM1_CH2N, TIM15_CH1, TSC_G6_IO4	COMP3_INP, ADC4_IN4, OPAMP2_VINP
54	36	28	PB15	I/O	ТТа		SPI2_MOSI, I2S2_SD, TIM1_CH3N, RTC_REFIN, TIM15_CH1N, TIM15_CH2	ADC4_IN5, COMP6_INM



Table 11. STM32F313xx pin definitions (continued)

Pin number		1401				Pin fun	,	
LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
55			PD8	I/O	TTa	(1)	USART3_TX	ADC4_IN12, OPAMP4_VINM
56			PD9	I/O	TTa	(1)	USART3_RX	ADC4_IN13
57			PD10	I/O	TTa	(1)	USART3_CK	ADC34_IN7, COMP6_INM
58			PD11	I/O	ТТа	(1)	USART3_CTS	ADC34_IN8, COMP6_INP, OPAMP4_VINP
59			PD12	I/O	TTa	(1)	USART3_RTS, TIM4_CH1, TSC_G8_IO1	ADC34_IN9, COMP5_INP
60			PD13	I/O	TTa	(1)	TIM4_CH2, TSC_G8_IO2	ADC34_IN10, COMP5_INM
61			PD14	I/O	TTa	(1)	TIM4_CH3, TSC_G8_IO3	COMP3_INP, ADC34_IN11, OPAMP2_VINP
62			PD15	I/O	TTa	(1)	SPI2_NSS, TIM4_CH4, TSC_G8_IO4	COMP3_INM
63	37		PC6	I/O	FT	(1)	I2S2_MCK, COMP6_OUT, TIM8_CH1, TIM3_CH1	
64	38		PC7	I/O	FT	(1)	I2S3_MCK, TIM8_CH2, TIM3_CH2, COMP5_OUT	
65	39		PC8	I/O	FT	(1)	TIM8_CH3, TIM3_CH3, COMP3_OUT	
66	40		PC9	I/O	FT	(1)	TIM8_CH4, TIM8_BKIN2, TIM3_CH4, I2S_CKIN	
67	41	29	PA8	I/O	FT		I2C2_SMBA, I2S2_MCK, USART1_CK, TIM1_CH1, TIM4_ETR, MCO, COMP3_OUT	
68	42	30	PA9	I/O	FTf		I2C2_SCL, I2S3_MCK, USART1_TX, TIM1_CH2, TIM2_CH3, TIM15_BKIN, TSC_G4_IO1, COMP5_OUT	
69	43	31	PA10	I/O	FTf		I2C2_SDA, USART1_RX, TIM1_CH3, TIM2_CH4, TIM8_BKIN, TIM17_BKIN, TSC_G4_IO2, COMP6_OUT	
70	44	32	PA11	I/O	FT		USART1_CTS, CAN_RX, TIM1_CH1N, TIM1_CH4, TIM1_BKIN2, TIM4_CH1, COMP1_OUT	

Table 11. STM32F313xx pin definitions (continued)

Pir	n numb	oer					Pin fund	
LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
71	45	33	PA12	I/O	FT		USART1_RTS, CAN_TX, TIM1_CH2N, TIM1_ETR, TIM4_CH2, TIM16_CH1, COMP2_OUT	4(6)
72	46	34	PA13	I/O	FT		USART3_CTS, TIM4_CH3, TIM16_CH1N, TSC_G4_IO3, IR_OUT, SWDIO-JTMS	COUNTER
73			PF6	I/O	FTf	(1)	I2C2_SCL, USART3_RTS, TIM4_CH4	
74	47	35	VSS_3	S			Grou	ınd
75	48	36	VDD_3	S			Digital pow	er supply
76	49	37	PA14	I/O	FTf		I2C1_SDA, USART2_TX, TIM8_CH2, TIM1_BKIN, TSC_G4_IO4, SWCLK-JTCK	
77	50	38	PA15	I/O	FTf	5)	I2C1_SCL, SPI1_NSS, SPI3_NSS, I2S3_WS, JTDI, USART2_RX, TIM1_BKIN, TIM2_CH1_ETR, TIM8_CH1	
78	51		PC10	I/O	FT	(1)	SPI3_SCK, I2S3_CK, USART3_TX, UART4_TX, TIM8_CH1N	
79	52	10	PC11	I/O	FT	(1)	SPI3_MISO, I2S3ext_SD, USART3_RX, UART4_RX, TIM8_CH2N	
80	53		PC12	I/O	FT	(1)	SPI3_MOSI, I2S3_SD, USART3_CK, UART5_TX, TIM8_CH3N	
81			PD0	I/O	FT	(1)	CAN_RX	
82			PD1	I/O	FT	(1)	CAN_TX, TIM8_CH4, TIM8_BKIN2	
83	54		PD2	I/O	FT	(1)	UART5_RX, TIM3_ETR, TIM8_BKIN	
84			PD3	I/O	FT	(1)	USART2_CTS, TIM2_CH1_ETR	
85			PD4	I/O	FT	(1)	USART2_RTS, TIM2_CH2	
86			PD5	I/O	FT	(1)	USART2_TX	
87			PD6	I/O	FT	(1)	USART2_RX, TIM2_CH4	
88			PD7	I/O	FT	(1)	USART2_CK, TIM2_CH3	



Table 11. STM32F313xx pin definitions (continued)

Pir	n numb	er					Pin fun	•
LQFP100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
89	55	39	PB3	I/O	FT		SPI3_SCK, I2S3_CK, SPI1_SCK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, TIM8_CH1N, TSC_G5_IO1, JTDO- TRACESWO	Auci(s)
90	56	40	PB4	I/O	FT		SPI3_MISO, I2S3ext_SD, SPI1_MISO, USART2_RX, TIM3_CH1, TIM16_CH1, TIM17_BKIN, TIM8_CH2N, TSC_G5_IO2, NJTRST	,100
91	57	41	PB5	I/O	FT	4	SPI3_MOSI, SPI1_MOSI, I2S3_SD, I2C1_SMBA, USART2_CK, TIM16_BKIN, TIM3_CH2, TIM8_CH3N, TIM17_CH1	
92	58	42	PB6	I/O	FTf	5)	I2C1_SCL, USART1_TX, TIM16_CH1N, TIM4_CH1, TIM8_CH1, TSC_G5_IO3, TIM8_ETR, TIM8_BKIN2	
93	59	43	PB7	I/O	FTf		I2C1_SDA, USART1_RX, TIM3_CH4, TIM4_CH2, TIM17_CH1N, TIM8_BKIN, TSC_G5_IO4	
94	60	44	воото	I	В		Boot memor	y selection
95	61	45	PB8	I/O	FTf		I2C1_SCL, CAN_RX, TIM16_CH1, TIM4_CH3, TIM8_CH2, TIM1_BKIN, TSC_SYNC, COMP1_OUT	
96	62	46	PB9	I/O	FTf		I2C1_SDA, CAN_TX, TIM17_CH1, TIM4_CH4, TIM8_CH3, IR_OUT, COMP2_OUT	
97			PE0	I/O	FT	(1)	USART1_TX, TIM4_ETR, TIM16_CH1	
98			PE1	I/O	FT	(1)	USART1_RX, TIM17_CH1	
99	63	47	VSS_1	S			Grou	und
100	64	48	VDD_1	S			Digital pow	er supply

Function availability depends on the chosen device.
 When using the small packages (48 and 64 pin packages), the GPIO pins which are not present on these packages, must not be configured in analog mode.

38/124 DocID024472 Rev 1

- 2. V_{BAT} pin must be connected to V_{DD} supply.
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF
 These GPIOs must not be used as current sources (e.g. to drive an LED).

Obsolete Product(s). Obsolete Product(s)

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to the Battery backup domain and BKP register description sections in the reference manual.

4. This pin is powered by VDDA.



DocID024472 Rev 1

						Table	12. Alternate	e function	ns for po	rt A					
Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF14	AF15
PA0		TIM2_ CH1_ ETR		TSC_ G1_IO1				USART2 _CTS	COMP1 _OUT	TIM8_ BKIN	TIM8_ ETR				EVENT OUT
PA1	RTC_ REFIN	TIM2_ CH2		TSC_ G1_IO2			Pla	USART2 _RTS		TIM15_ CH1N					EVENT OUT
PA2		TIM2_ CH3		TSC_ G1_IO3		16	C	USART2 _TX	COMP2 _OUT	TIM15_ CH1					EVENT OUT
PA3		TIM2_ CH4		TSC_ G1_IO4	10 ^S	O,		USART2 _RX		TIM15_ CH2					EVENT OUT
PA4			TIM3_ CH2	TSC_ G2_IO1)	SPI1_ NSS	SPI3_NSS, I2S3_WS	USART2 _CK							EVENT OUT
PA5		TIM2_ CH1_ ETR	ils	TSC_ G2_IO2		SPI1_ SCK									EVENT OUT
PA6	~ (C	TIM16_ CH1	TIM3_ CH1	TSC_ G2_IO3	TIM8_ BKIN	SPI1_ MISO	TIM1_BKIN		COMP1 _OUT						EVENT OUT
PA7		TIM17_ CH1	TIM3_ CH2	TSC_ G2_IO4	TIM8_ CH1N	SPI1_ MOSI	TIM1_CH1N		COMP2 _OUT						EVENT OUT
PA8	MCO				I2C2_ SMBA	I2S2_ MCK	TIM1_CH1	USART1 _CK	COMP3 _OUT		TIM4_ ETR				EVENT OUT
PA9				TSC_ G4_IO1	I2C2_ SCL	I2S3_ MCK	TIM1_CH2	USART1 _TX	COMP5 _OUT	TIM15_ BKIN	TIM2_ CH3				EVENT OUT
PA10		TIM17_ BKIN		TSC_ G4_IO2	I2C2_ SDA		TIM1_CH3	USART1 _RX	COMP6 _OUT		TIM2_ CH4	TIM8_ BKIN			EVENT OUT
PA11							TIM1_CH1N	USART1 _CTS	COMP1 _OUT	CAN_RX	TIM4_ CH1	TIM1_CH4	TIM1_ BKIN2		EVENT OUT





Table 12. Alternate functions for port A (continued)

Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF14	AF15
PA12		TIM16_ CH1					TIM1_CH2N	USART1 _RTS	COMP2 _OUT	CAN_TX	TIM4_ CH2	TIM1_ETR			EVENT OUT
PA13	SWDIO -JTMS	TIM16_ CH1N		TSC_ G4_IO3		IR_ OUT	- *(USART3 _CTS			TIM4_ CH3				EVENT OUT
PA14	SWCLK -JTCK			TSC_ G4_IO4	I2C1_ SDA	TIM8_ CH2	TIM1_BKIN	USART2 _TX							EVENT OUT
PA15	JTDI	TIM2_ CH1_ ETR	TIM8_ CH1		I2C1_ SCL	SPI1_ NSS	SPI3_NSS, I2S3_WS	USART2 _RX		TIM1_ BKIN					EVENT OUT

	Table 13.	Alternate	functions	for	port B
--	-----------	------------------	------------------	-----	--------

Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF12	AF15
PB0			TIM3_ CH3	TSC_ G3_IO2	TIM8_ CH2N		TIM1_CH2N						EVENT OUT
PB1			TIM3_ CH4	TSC_ G3_IO3	TIM8_ CH3N	010	TIM1_CH3N		COMP4_ OUT				EVENT OUT
PB3	JTDO- TRACES WO	TIM2_ CH2	TIM4_ ETR	TSC_ G5_IO1	TIM8_ CH1N	SPI1_ SCK	SPI3_SCK, I2S3_CK	USART2_ TX			TIM3_ ETR		EVENT OUT
PB4	NJTRST	TIM16_ CH1	TIM3_ CH1	TSC_ G5_IO2	TIM8_ CH2N	SPI1_ MISO	SPI3_MISO, I2S3ext_SD	USART2_ RX			TIM17_ BKIN		EVENT OUT
PB5		TIM16_ BKIN	TIM3_ CH2	TIM8_ CH3N	I2C1_ SMBA	SPI1_ MOSI	SPI3_MOSI, I2S3_SD	USART2_ CK			TIM17_ CH1		EVENT OUT
PB6		TIM16_ CH1N	TIM4_ CH1	TSC_ G5_IO3	I2C1_SCL	TIM8_CH1	TIM8_ ETR	USART1_ TX			TIM8_ BKIN2		EVENT OUT
PB7		TIM17_ CH1N	TIM4_ CH2	TSC_ G5_IO4	I2C1_ SDA	TIM8_ BKIN		USART1_ RX			TIM3_ CH4		EVENT OUT
PB8	540	TIM16_ CH1	TIM4_ CH3	TSC_ SYNC	I2C1_SCL				COMP1_ OUT	CAN_RX	TIM8_ CH2	TIM1_ BKIN	EVENT OUT
PB9		TIM17_ CH1	TIM4_ CH4		I2C1_ SDA		IR_OUT		COMP2_ OUT	CAN_TX	TIM8_ CH3		EVENT OUT
PB10		TIM2_ CH3		TSC_ SYNC				USART3_ TX					EVENT OUT
PB11		TIM2_ CH4		TSC_ G6_IO1				USART3_ RX					EVENT OUT
PB12				TSC_ G6_IO2	I2C2_ SMBA	SPI2_NSS, I2S2_WS	TIM1_ BKIN	USART3_ CK					EVENT OUT
PB13				TSC_ G6_IO3		SPI2_SCK, I2S2_CK	TIM1_ CH1N	USART3_ CTS					EVENT OUT





Table 13. Alternate functions for port B (continued)

Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF12	AF15
PB14		TIM15_ CH1		TSC_ G6_IO4		SPI2_MISO, I2S2ext_SD		USART3_ RTS					EVENT OUT
PB15	RTC_ REFIN		TIM15_ CH1N		TIM1_ CH3N	SPI2_MOSI, I2S2_SD	20101						EVENT OUT

Table 14.	Alternate	functions	for	port C
-----------	-----------	-----------	-----	--------

Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PC0	EVENTOUT				4(2)		
PC1	EVENTOUT			111	O		
PC2	EVENTOUT		COMP7_OUT	100,			
PC3	EVENTOUT			010		TIM1_BKIN2	
PC4	EVENTOUT		×0				USART1_TX
PC5	EVENTOUT		TSC_G3_IO1				USART1_RX
PC6	EVENTOUT	TIM3_CH1	c0,	TIM8_CH1		12S2_MCK	COMP6_OUT
PC7	EVENTOUT	TIM3_CH2	103	TIM8_CH2		12S3_MCK	COMP5_OUT
PC8	EVENTOUT	TIM3_CH3	,	TIM8_CH3			COMP3_OUT
PC9	EVENTOUT	TIM3_CH4		TIM8_CH4	I2S_CKIN	TIM8_BKIN2	
PC10	EVENTOUT	(3)		TIM8_CH1N	UART4_TX	SPI3_SCK, I2S3_CK	USART3_TX
PC11	EVENTOUT			TIM8_CH2N	UART4_RX	SPI3_MISO, I2S3ext_SD	USART3_RX
PC12	EVENTOUT			TIM8_CH3N	UART5_TX	SPI3_MOSI, I2S3_SD	USART3_CK
PC13				TIM1_CH1N			
PC14							
PC15							





Table 15. Alternate functions for port D

Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PD0	EVENTOUT			16			CAN_RX
PD1	EVENTOUT			TIM8_CH4	,	TIM8_BKIN2	
PD2	EVENTOUT	TIM3_ETR		TIM8_BKIN	UART5_RX		
PD3	EVENTOUT	TIM2_CH1_ETR	24(200			USART2_CTS
PD4	EVENTOUT	TIM2_CH2					USART2_RTS
PD5	EVENTOUT		40				USART2_TX
PD6	EVENTOUT	TIM2_CH4	5				USART2_RX
PD7	EVENTOUT	TIM2_CH3					USART2_CK
PD8	EVENTOUT	Oh					USART3_TX
PD9	EVENTOUT	/					USART3_RX
PD10	EVENTOUT						USART3_CK
PD11	EVENTOUT						USART3_CTS
PD12	EVENTOUT	TIM4_CH1	TSC_G8_IO1				USART3_RTS
PD13	EVENTOUT	TIM4_CH2	TSC_G8_IO2				
PD14	EVENTOUT	TIM4_CH3	TSC_G8_IO3				
PD15	EVENTOUT	TIM4_CH4	TSC_G8_IO4			SPI2_NSS	

Table 16.	Alternate	functions	for	port	E
-----------	-----------	-----------	-----	------	---

Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF6	AF7
PE0		EVENTOUT	TIM4_ETR	16	TIM16_CH1		USART1_TX
PE1		EVENTOUT		Cill	TIM17_CH1		USART1_RX
PE2	TRACECK	EVENTOUT	TIM3_CH1	TSC_G7_IO1			
PE3	TRACED0	EVENTOUT	TIM3_CH2	TSC_G7_IO2			
PE4	TRACED1	EVENTOUT	TIM3_CH3	TSC_G7_IO3			
PE5	TRACED2	EVENTOUT	TIM3_CH4	TSC_G7_IO4			
PE6	TRACED3	EVENTOUT	9				
PE7		EVENTOUT	TIM1_ETR				
PE8		EVENTOUT	TIM1_CH1N				
PE9		EVENTOUT	TIM1_CH1				
PE10	.15	EVENTOUT	TIM1_CH2N				
PE11	Cill	EVENTOUT	TIM1_CH2				
PE12	70,0	EVENTOUT	TIM1_CH3N				
PE13) <u> </u>	EVENTOUT	TIM1_CH3				
PE14		EVENTOUT	TIM1_CH4			TIM1_BKIN2	
PE15		EVENTOUT	TIM1_BKIN				USART3_RX





Table 17. Alternate functions for port F

Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF0				I2C2_SDA		TIM1_CH3N	
PF1				I2C2_SCL			
PF2	EVENTOUT			400			
PF4	EVENTOUT	COMP1_OUT	01	200			
PF6	EVENTOUT	TIM4_CH4	81	I2C2_SCL			USART3_RTS
PF9	EVENTOUT		TIM15_CH1		SPI2_SCK		
PF10	EVENTOUT		TIM15_CH2		SPI2_SCK		

Memory mapping STM32F31xx

5 Memory mapping

Figure 7. STM32F31x memory map 0x5000 07FF AHB3 0xFFFF FFFF 0x5000 0000 Cortex-M4 Reserved with FPU 7 0x4800 1800 Internal Peripherals AHB2 0xE000 0000 0x4800 0000 Reserved 6 0x4002 43FF AHB1 0xC000 0000 0x4002 0000 Reserved 5 0x4001 6C00 APB2 0xA000 0000 0x4001 0000 Reserved 4 0x4000 A000 APB1 0x8000 0000 0x4000 0000 3 0x1FFF FFFF Option bytes 0x6000 0000 0x1FFF F800 System memory 0x1FFF D800 Reserved 0x1000 2000 0x4000 0000 Peripherals **CCM RAM** 0x1000 0000 Reserved 1 0x0804 0000 0x2000 0000 SRAM Flash memory 0x0800 0000 0 CODE Reserved 0x0004 0000 Flash, system 0x0000 0000 memory or SRAM, depending on BOOT configuration Reserved 0x0000 00000

MSv30355V2

STM32F31xx Memory mapping

Table 18. STM32F31x memory map and peripheral register boundary addresses

		auuresses	•	
	Bus	Boundary address	Size (bytes)	Peripheral
	ALIDO	0x5000 0400 - 0x5000 07FF	1 K	ADC3 - ADC4
	AHB3	0x5000 0000 - 0x5000 03FF	1 K	ADC1 - ADC2
		0x4800 1800 - 0x4FFF FFFF	~132 M	Reserved
		0x4800 1400 - 0x4800 17FF	1 K	GPIOF
		0x4800 1000 - 0x4800 13FF	1 K	GPIOE
	AHB2	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD
	ANDZ	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC 5
		0x4800 0400 - 0x4800 07FF	1 K	GPIOB
		0x4800 0000 - 0x4800 03FF	1 K	GPIOA
		0x4002 4400 - 0x47FF FFFF	~128 M	Reserved
		0x4002 4000 - 0x4002 43FF	1 K	TSC
		0x4002 3400 - 0x4002 3FFF	3 K	Reserved
		0x4002 3000 - 0x4002 33FF	1 K	CRC
	AHB1	0x4002 2400 - 0x4002 2FFF	3 K	Reserved
		0x4002 2000 - 0x4002 23FF	1 K	Flash interface
		0x4002 1400 - 0x4002 1FFF	3 K	Reserved
		0x4002 1000 - 0x4002 13FF	1 K	RCC
		0x4002 0800 - 0x4002 0FFF	2 K	Reserved
		0x4002 0400 - 0x4002 07FF	1 K	DMA2
	01	0x4002 0000 - 0x4002 03FF	1 K	DMA1
		0x4001 8000 - 0x4001 FFFF	32 K	Reserved
10		0x4001 4C00 - 0x4001 7FFF	13 K	Reserved
colle		0x4001 4800 - 0x4001 4BFF	1 K	TIM17
0/03		0x4001 4400 - 0x4001 47FF	1 K	TIM16
Or		0x4001 4000 - 0x4001 43FF	1 K	TIM15
		0x4001 3C00 - 0x4001 3FFF	1 K	Reserved
	APB2	0x4001 3800 - 0x4001 3BFF	1 K	USART1
	711 52	0x4001 3400 - 0x4001 37FF	1 K	TIM8
		0x4001 3000 - 0x4001 33FF	1 K	SPI1
		0x4001 2C00 - 0x4001 2FFF	1 K	TIM1
		0x4001 0800 - 0x4001 2BFF	9 K	Reserved
		0x4001 0400 - 0x4001 07FF	1 K	EXTI
		0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP

Memory mapping STM32F31xx

Table 18. STM32F31x memory map and peripheral register boundary addresses (continued)

		addie33c3 (com	FFFF 32 K Reserved 7FFF 2 K Reserved 77FF 1 K DAC (dual) 73FF 1 K PWR 6FFF 1 K Reserved 6BFF 1 K Reserved 6BFF 1 K Reserved 6BFF 1 K Reserved 5BFF 1 K I2C2 57FF 1 K I2C1 53FF 1 K UART5 4FFF 1 K UART4 4BFF 1 K USART3 47FF 1 K I2S3ext 3FFF 1 K SPI3/I2S3 3BFF 1 K SPI2/I2S2 37FF 1 K IWDG 2FFF 1 K RESERVED	
	Bus	Boundary address		Peripheral
		0x4000 8000 - 0x4000 FFFF	32 K	Reserved
		0x4000 7800 - 0x4000 7FFF	2 K	Reserved
		0x4000 7400 - 0x4000 77FF	1 K	DAC (dual)
		0x4000 7000 - 0x4000 73FF	1 K	PWR
		0x4000 6C00 - 0x4000 6FFF	1 K	Reserved
		0x4000 6800 - 0x4000 6BFF	1 K	Reserved
		0x4000 6400 - 0x4000 67FF	1 K	bxCAN
		0x4000 5C00 - 0x4000 63FF	2 K	Reserved
		0x4000 5800 - 0x4000 5BFF	1 K	I2C2
		0x4000 5400 - 0x4000 57FF	1 K	I2C1
		0x4000 5000 - 0x4000 53FF	1 K	UART5
		0x4000 4C00 - 0x4000 4FFF	1 K	UART4
		0x4000 4800 - 0x4000 4BFF	1 K	USART3
		0x4000 4400 - 0x4000 47FF	1 K	USART2
	APB1	0x4000 4000 - 0x4000 43FF	1 K	I2S3ext
		0x4000 3C00 - 0x4000 3FFF	1 K	SPI3/I2S3
		0x4000 3800 - 0x4000 3BFF	1 K	SPI2/I2S2
		0x4000 3400 - 0x4000 37FF	1 K	I2S2ext
		0x4000 3000 - 0x4000 33FF	1 K	IWDG
	01	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG
		0x4000 2800 - 0x4000 2BFF	1 K	RTC
C	10	0x4000 1800 - 0x4000 27FF	4 K	Reserved
	1	0x4000 1400 - 0x4000 17FF	1 K	TIM7
		0x4000 1000 - 0x4000 13FF	1 K	TIM6
	ie P	0x4000 0C00 - 0x4000 0FFF	1 K	Reserved
		0x4000 0800 - 0x4000 0BFF	1 K	TIM4
		0x4000 0400 - 0x4000 07FF	1 K	TIM3
		0x4000 0000 - 0x4000 03FF	1 K	TIM2

Electrical characteristics 6

6.1 **Parameter conditions**

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3o).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 1.8 V, V_{DDA} = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2o).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 8.

Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 9*.

Figure 8. Pin loading conditions

Figure 9. Pin input voltage MCU pin MS19210V1 MS19211V1

6.1.6 Power supply scheme

Backup circuitry (LSE,RTC, Wake-up logic Backup registers) Kernel logic (CPU, Digital & Memories Regulato VDDA Analog: RCs, PLL, ADC/ DAC VREF+ comparators, OPAMP, MS31434V1

Figure 10. Power supply scheme

Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc..) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 **Current consumption measurement**




Figure 11. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics*, and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Tabla	40	Valtage	characteris	a4:aa(1)
lable	19.	voitage	cnaracteris	STICS\''

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External digital supply voltage	-0.3	1.95	
V _{DDA} - V _{SS}	External analog supply voltage	-0.3	4.0	
V _{DD} – V _{DDA}	Allowed voltage difference for V _{DD} > V _{DDA}	-	0.4	51
V _{REF+} -V _{DDA} ⁽²⁾	Allowed voltage difference for V _{REF+} > V _{DDA}	-	0.4	\ \/
	Input voltage on FT and FTf pins	V _{SS} – 0.3	V _{DD} + 4.0	v
V _{IN} ⁽³⁾	Input voltage on TTa pins	V _{SS} - 0.3	4.0	
VIN.	Input voltage on any other pin	V _{SS} – 0.3	4.0	
	Input voltage on POR pins	V _{SS} – 0.3	V _{DDA} + 4.0	4.0 mV
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	m\/
V _{SSX} -V _{SS}	Variations between all the different ground pins	-	50	1117
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3. sensitivity charac		

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V_{DDA} and V_{DD}: V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD}.

^{2.} V_{REF+} must be always lower or equal than V_{DDA} ($V_{REF+} \le V_{DDA}$). If unused then it must be connected to V_{DDA} .

^{3.} V_{IN} maximum must always be respected. Refer to *Table 20: Current characteristics* for the maximum allowed injected current values.

Table 20. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD_x power lines (source)	160	
Σl _{VSS}	Total current out of sum of all VSS_x ground lines (sink)	-160	
I _{VDD}	Maximum current into each V _{DD_x} power line (source) ⁽¹⁾	100	
I _{VSS}	Maximum current out of each V _{SS_x} ground line (sink) ⁽¹⁾	-100	
	Output current sunk by any I/O and control pin	25	
I _{IO(PIN)}	Output current source by any I/O and control pin	-25	m 1
21	Total output current sunk by sum of all IOs and control pins ⁽²⁾	80	mA
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-80	6)
	Injected current on FT, FTf, POR and B pins ⁽³⁾	-5/+0	
I _{INJ(PIN)}	Injected current on TC and RST pin ⁽⁴⁾	± 5	
	Injected current on TTa pins ⁽⁵⁾	± 5	
$\Sigma I_{\text{INJ(PIN)}}$	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS} and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 19: Voltage characteristics* for the maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DDA} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ}(PIN) must never be exceeded. Refer also to *Table 19: Voltage characteristics* for the maximum allowed input voltage values. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 63*.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 21. Thermal characteristics

10	Symbol	Ratings	Value	Unit
absole	T _{STG}	Storage temperature range	-65 to +150	°C
	T _J	Maximum junction temperature	150	°C
			•	•

6.3 Operating conditions

6.3.1 General operating conditions

Table 22. General operating conditions

	Table 22. General operating Conditions							
	Symbol	Parameter	Conditions	Min	Max	Unit		
	f _{HCLK}	Internal AHB clock frequency		0	72			
	f _{PCLK1}	Internal APB1 clock frequency		0	36	MHz		
	f _{PCLK2}	Internal APB2 clock frequency		0	72			
	V_{DD}	Standard operating voltage		1.65	1.95	V		
		Analog operating voltage (OPAMP and DAC not used)		1.65	3.6			
	V_{DDA}	Analog operating voltage (OPAMP and DAC used)	Must have a potential equal to or higher than VDD	2.4	3.6	V		
		Analog operating voltage (ADC used)	PI	1.8 V	3.6 V			
	V W inc		TC I/O	-0.3	V _{DD} +0.3			
		I/O input voltage	TTa I/O	-0.3	V _{DDA} +0.3	V		
	V _{IN}	I/O Iriput voltage	FT, FTf and POR I/O pins	-0.3	5.2	V		
			воото	0	5.5			
		Power dissipation at T _A =	LQFP100	-	488			
	P _D	85 °C for suffix 6 or T _A =	LQFP64	-	444	mW		
		105 °C for suffix 7 ⁽¹⁾	LQFP48	-	364			
		Ambient temperature for 6	Maximum power dissipation	-40	85	°C		
	701	suffix version	Low power dissipation ⁽²⁾	-40	105			
10	(CIA)	Ambient temperature for 7	Maximum power dissipation	-40	105	°C		
105018 TJ		suffix version	Low power dissipation ⁽²⁾	-40	125			
5	т.	lunction to manage time as a sec	6 suffix version	-40	105	°C		
	TJ	Junction temperature range	7 suffix version	-40	125	°C		
	1 If T is love	er higher P- values are allowed as l	and as T. does not availed T	(200 To	hle 21: Therr	201		

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see *Table 21: Thermal characteristics*).

47/

^{2.} In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see *Table 21: Thermal characteristics*).

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 23* are derived from tests performed under the ambient temperature condition summarized in *Table 22*.

Table 23. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
+	V _{DD} rise time rate		0	∞	
t _{VDD}	V _{DD} fall time rate		20	∞	μs/V
	V _{DDA} rise time rate		0	∞	μ5/ ν
t _{VDDA}	V _{DDA} fall time rate		20	∞	16)

6.3.3 Embedded reference voltage

The parameters given in *Table 24* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22*.

Table 24. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Internal reference voltage	-40 °C < T _A < +105 °C	1.16	1.2	1.25	V
V _{REFINT}	internal reference voltage	-40 °C < T _A < +85 °C	1.16	1.2	1.24 ⁽¹⁾	V
T _{S_vrefint}	ADC sampling time when reading the internal reference voltage		2.2	-	-	μs
V _{RERINT}	Internal reference voltage spread over the temperature range	V _{DD} = 1.8 V ±10 mV	-	-	10 ⁽²⁾	mV
T _{Coeff}	Temperature coefficient		-	-	100 ⁽²⁾	ppm/°C
T _{REFINT_RDY} (3)	Internal reference voltage temporization	-	1.5	2.5	4.5	ms

^{1.} Data based on characterization results, not tested in production.

Table 25. Internal reference voltage calibration values

Calibration value name	Description	Memory address
V _{REFINT_CAL}	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

^{2.} Guaranteed by design, not tested in production

Guaranteed by design, not tested in production. Latency between the time when pin NPOR is set to 1 by the application and the time when V_{REFINTRDYF} is set to 1 by the hardware.

6.3.4 Supply current characteristics

Josolete Product(s)

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 11: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz,1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK2} = f_{HCLK} and f_{PCLK1} = f_{HCLK/2}
- When f_{HCLK} > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or HSE (8 MHz) in bypass mode.

The parameters given in *Table 26* to *Table 29* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22*.



Table 26. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 1.94 V

				All	periphe	erals en	abled	All	periphe	erals dis	abled		
Symbol	Parameter	Conditions	f _{HCLK}	Turn	Max @ T _A ⁽¹⁾					lax @ T	Unit		
					Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
			72 MHz	65.6	71.1	72.3	73.7	29.7	32.2	32.9	33.7		
			64 MHz	58.8	63.7	65.0	66.2	26.6	28.9	29.6	30.3		
		External	48 MHz	45.1	48.9	50.1	51.1	20.5	22.2	22.9	23.5		
		clock (HSE	32 MHz	30.7	33.3	34.4	35.2	14.0	15.2	15.8	16.4		
	Supply	bypass)	24 MHz	23.3	25.4	26.3	27.1	10.7	11.8	12.3	12.8		
	current in Run mode,		8 MHz	7.9	8.7	9.3	9.9	3.6	4.1	4.5	5.2		
	executing		1 MHz	1.2	1.5	1.8	2.6	0.7	0.9	1.2	2.0		
	from Flash		64 MHz	53.7	58.2	59.4	60.6	26.4	28.5	29.3	30.0		
		Internal clock (HSI)	48 MHz	41.2	44.7	45.8	46.8	20.3	22.0	22.7	23.3		
			32 MHz	28.1	30.5	31.5	32.3	13.9	15.1	15.6	16.2	- mA	
			24 MHz	21.4	23.3	24.2	24.9	7.2	7.9	8.5	9.1		
			8 MHz	7.4	8.1	8.7	9.4	3.6	4.1	4.4	5.2		
I _{DD}			72 MHz	66.7	72.3 ⁽²⁾	73.5	74.9 ⁽²⁾	30.8	33.3 ⁽²⁾	34.2	35.0 ⁽²⁾	IIIA	
			64 MHz	59.7	64.7	65.9	67.2	27.5	29.8	30.5	31.3		
		External	48 MHz	45.3	49.2	50.4	51.4	20.7	22.5	23.2	23.9		
		clock (HSE	32 MHz	30.7	33.3	34.4	35.2	13.9	15.2	15.8	16.4		
	Supply	bypass)	24 MHz	23.2	25.3	26.1	26.9	10.5	11.5	12.1	12.6		
	current in	000	8 MHz	7.6	8.5	9.1	9.7	3.4	3.7	4.3	5.0		
	Run mode, executing		1 MHz	0.8	1.0	1.4	2.3	0.3	0.5	0.8	1.7		
	from RAM		64 MHz	54.4	59.0	60.2	61.4	27.0	29.3	30.1	30.7		
	10		48 MHz	41.3	44.9	45.9	47.0	20.4	22.2	22.8	23.4		
5		Internal clock (HSI)	32 MHz	27.9	30.4	31.4	32.2	13.7	14.9	15.5	16.1		
			24 MHz	21.1	23.0	23.9	24.6	6.8	7.6	8.1	8.7		
			8 MHz	7.0	7.8	8.3	8.9	3.2	3.5	4.2	4.8		

Table 26. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 1.94 V (continued)

				All	periphe	erals en	abled	All	periphe	erals dis	abled	
Symbol	Parameter	Conditions	f _{HCLK}	_	Max @ T _A ⁽¹⁾			Tyrn	M	lax @ T	A ⁽¹⁾	Unit
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
			72 MHz	48.0	52.4 ⁽²⁾	53.7	54.9 ⁽²⁾	7.1	7.9 ⁽²⁾	8.5	9.1 ⁽²⁾	
			64 MHz	42.9	46.8	48.1	49.1	6.4	7.1	7.6	8.2	
		External	48 MHz	32.5	35.5	36.7	37.6	4.8	5.3	5.9	6.6	
	Supply current in	clock (HSE bypass)	32 MHz	21.9	24.0	25.0	25.7	3.2	3.6	4.2	4.9	
			24 MHz	16.6	18.2	19.0	19.8	2.5	2.7	3.3	4.0	
1	Sleep mode,		8 MHz	5.4	6.1	6.7	7.3	0.7	0.9	1.3	2.2	mA
I _{DD}	executing		1 MHz	0.5	0.7	1.1	2.0	0.1	0.1	0.5	1.3	
	from Flash or RAM		64 MHz	37.5	40.9	42.3	43.2	5.9	6.7	7.2	7.8	
	OI TO UVI		48 MHz	28.4	31.0	32.2	33.0	4.4	5.0	5.5	6.2	
		Internal clock (HSI)	32 MHz	19.1	21.0	22.0	22.7	2.9	3.3	3.9	4.6	
			24 MHz	14.5	15.9	16.7	17.4	1.5	1.7	2.2	3.0	
			8 MHz	4.8	5.4	5.9	6.6	0.5	0.7	1.1	2.0	

- 1. Data based on characterization results, not tested in production unless otherwise specified.
- 2. Data based on characterization results and tested in production with code executing from RAM.

Table 27. Typical and maximum current consumption from the V_{DDA} supply

		A	70,		V_{DDA}	= 2.4 V			V_{DDA}	= 3.6 V	7	
Symbol	Parameter	Conditions (1)	f _{HCLK}	Тур	М	ах @ Т _д	(2)	Тур	М	ах @ Т _А	(2)	Unit
				іур	25 °C	85 °C	105 °C	тур	25 °C	85 °C	105 °C	
	0,10		72 MHz	225	276	289	297	245	302	319	329	
c.C			64 MHz	198	249	261	268	216	270	284	293	
100			48 MHz	149	195	204	211	159	209	222	230	
	Cummbu	HSE bypass	32 MHz	102	145	152	157	110	154	162	169	
	Supply current in	,,,,,,,	24 MHz	80	119	124	128	86	126	131	135	
	Run mode, code		8 MHz	2	3	4	6	3	4	5	9	
I _{DDA}	executing		1 MHz	2	3	5	7	3	4	6	9	μA
	from Flash or RAM		64 MHz	270	323	337	344	299	354	371	381	
	OI TO WI		48 MHz	220	269	280	286	244	293	309	318	
		HSI clock	32 MHz	173	218	228	233	193	239	251	257	
			24 MHz	151	194	200	204	169	211	219	225	
			8 MHz	73	97	99	103	88	105	110	116	

 Current consumption from the V_{DDA} supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I_{DDA} is independent from the frequency.

2. Data based on characterization results, not tested in production.

Table 28. Typical and maximum V_{DD} consumption in Stop mode

					Max ⁽¹⁾		
Symbol Parameter Con	Conditions	Typ@V _{DD} (V _{DD} =V _{DDA} =1.8V)	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit	
I _{DD}	Supply current in Stop mode	All oscillators OFF	6.6	31.1 ⁽²⁾	560.5	1225.8	μA

- 1. Data based on characterization results, not tested in production unless otherwise specified.
- 2. Data based on characterization results and tested in production.

Table 29. Typical and maximum V_{DDA} consumption in Stop mode

		71				707							
Symbol Parameter			$Typ@V_{DDA}(V_{DD} = 1.8V) Max^{(1)}$										
	Conditions	1.8 V	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit	
I _{DDA}	Supply current in Stop mode	All oscillators OFF	0.76	0.78	0.80	0.83	0.87	0.94	1.01	3.2	5.3	7.9	μΑ

^{1.} Data based on characterization results and tested in production.

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = 1.8 V, V_{DDA} = 3.3 V
- All I/O pins available on each package are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON
- When the peripherals are enabled, f_{APB1} = f_{AHB/2}, f_{APB2} = f_{AHB}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8,16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz, 500 kHz and 125 kHz respectively.

Table 30. Typical current consumption in Run mode, code with data processing running from Flash

				Ту	/p	
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit
			72 MHz	58.6	26.5	
			64 MHz	52.6	23.7	
			48 MHz	40.6	18.5	
			32 MHz	27.6	12.7	
			24 MHz	21.1	9.9	
1	Supply current in Run mode from		16 MHz	14.3	6.8	mA
I _{DD}	V _{DD} supply		8 MHz	7.2	3.5	
			4 MHz	4.1	2.1	
		Running from HSE	2 MHz	2.3	1.3	
			1 MHz	1.5	0.9	
			500 kHz	1.0	0.7	
		crystal clock 8 MHz,	125 kHz	0.7	0.5	
		code executing from Flash	72 MHz	239	9.0	
		riasii	64 MHz	210	0.3	
			48 MHz	157	7.0	
			32 MHz	108	8.1	
		16)	24 MHz	84.4		
I (1) (2)	Supply current in Run mode from		16 MHz	60	1.8	μA
I _{DDA} ⁽¹⁾ (2)	V _{DDA} supply	11/0	8 MHz	1.	0	μ/\
	10), o	4 MHz	1.	0	
	010		2 MHz	1.	0	
			1 MHz	1.	0	
10			500 kHz	1.		
			125 kHz	1.	.0	

V_{DDA} monitoring is ON.

When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

Table 31. Typical current consumption in Sleep mode, code running from Flash or RAM

				Ту	/p	
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit
			72 MHz	42.5	6.5	
			64 MHz	38.0	5.8	1
			48 MHz	28.8	4.4	1
			32 MHz	19.4	3.0	
			24 MHz	14.6	2.3	
ı	Supply current in Sleep mode from		16 MHz	9.8	1.6	mA
I _{DD}	V _{DD} supply		8 MHz	4.8	0.8	IIIA
			4 MHz	2.9	0.6	
			2 MHz	1.7	0.5	
			1 MHz	1.2	0.5	
		Running from HSE	500 kHz	0.9	0.5	
		crystal clock 8 MHz,	125 kHz	0.7	0.5	
		code executing from Flash or RAM	72 MHz	23	9.0	
		Flash of RAIVI	64 MHz	21	0.3	
			48 MHz	15	7.0	
			32 MHz	108	8.1	
			24 MHz	84	1.4	
I _{DDA} ^{(1) (2)}	Supply current in Sleep mode from	16)	16 MHz	60	0.8	μΑ
'DDA'	V _{DDA} supply	cillo	8 MHz	1.	.0] μΛ
		41/0	4 MHz	1.	.0	
		0, -	2 MHz	1.	.0	
	010		1 MHz	1.	.0	
	40,		500 kHz	1.	.0	
10			125 kHz	1.	.0	

^{1.} V_{DDA} monitoring is ON

^{2.} When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 49: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 33: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 32. Switching output I/O current consumption

	Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit
				2 MHz	0.10	
				4 MHz	0.17	
			$V_{DD} = 1.8 \text{ V}$	8 MHz	0.40	
			$C_{\text{ext}} = 0 \text{ pF}$ $C = C_{\text{INT}} + C_{\text{EXT}} + C_{\text{S}}$	18 MHz	0.78	
				36 MHz	1.51	
				48 MHz	2.06	
				2 MHz	0.14	-
				4 MHz	0.25	91
			V_{DD} = 1.8 V C_{ext} = 10 pF	8 MHz	0.57	
			$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.16	
				36 MHz	2.45	
				48 MHz	3.03	
	I _{SW}	I/O current	76	2 MHz	0.19	mA
	'500	consumption	V _{DD} = 1.8 V	4 MHz	0.36	
		$C_{ext} = 22 pF$ 8 MHz	8 MHz	0.75		
			$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.59	
		16		36 MHz	3.25	
			1	2 MHz	0.23	
		AUIC	V _{DD} = 1.8 V	4 MHz	0.45	
	(20,0	$C_{ext} = 33 pF$	8 MHz	0.94	
	01		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.97	
k	6,			36 MHz	3.62	
76/				2 MHz	0.28	
0/050/8			$V_{DD} = 1.8 V$ $C_{ext} = 47 pF$	4 MHz	0.55	
002			$C = C_{INT} + C_{EXT} + C_{S}$	8 MHz	1.15	
				18 MHz	2.42	

^{1.} CS = 5 pF (estimated value).

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- all I/O pins are in analog input configuration
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature at 25°C and V_{DD} = 1.8 V, V_{DDA} = 3.3 V.

Table 33. Peripheral current consumption

		Typical consumption ⁽¹⁾	1164
	Peripheral	I _{DD}	Unit
	BusMatrix (2)	5.6),
	DMA1	15.3	
	DMA2	12.5	
	CRC	2.1	
	GPIOA	10.0	
	GPIOB	10.3	
	GPIOC	2.2	
	GPIOD	8.8	
	GPIOE	3.3	
	GPIOF	3.0	
	TSC	5.5	
	ADC1&2	17.3	
	ADC3&4	18.8	μΑ/MHz
	APB2-Bridge ⁽³⁾	3.6	μΑνίνιι ιΖ
Obsole	SYSCFG	7.3	
60,	TIM1	40.0	
003	SPI1	8.8	
0.	TIM8	36.4	
	USART1	23.3	
	TIM15	17.1	
	TIM16	10.1	
	TIM17	11.0	
	APB1-Bridge (3)	6.1	
	TIM2	49.1	
	TIM3	38.8	
	TIM4	38.3	

Table 33. Peripheral current consumption (continued)

Table 50.1 oriphoral current concumption (continuou)										
Peripheral	Typical consumption ⁽¹⁾	Unit								
i oriprioral	I _{DD}	O.I.I.								
TIM6	9.7									
TIM7	12.1									
WWDG	6.4									
SPI2	40.4									
SPI3	40.0									
USART2	41.9									
USART3	40.2	16								
UART4	36.5	μΑ/MHz								
UART5	30.8									
I2C1	10.5									
I2C2	10.4									
CAN	33.4									
PWR	5.7									
DAC	15.4									

The power consumption of the analog part (I_{DDA}) of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

^{2.} BusMatrix is automatically active when at least one master is ON (CPU, DMA1 or DMA2).

^{3.} The APBx bridge is automatically active when at least one peripheral is ON on the same bus.

6.3.5 Wakeup time from low-power mode

The wakeup times given in *Table 34* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep mode: the wakeup event is WFE.
- WKUP1 (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22*.

Table 34. Low-power mode wakeup timings

	Symbol	Parameter	Typ @V _{DD} = 1.8 V, V _{DDA} = 3.3V	Max	Unit
	t _{WUSTOP}	Wakeup from Stop mode	3.8	5.3	μs
	t _{WUSLEEP}	Wakeup from Sleep mode	6	-	CPU clock cycles
Obsole	Re P	oducils	obsolete Pro	991	

6.3.6 External clock source characteristics

High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 12*.

Table 35. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		1	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}	-	$0.3V_{DD}$	V
t _{w(HSEH)}	OSC_IN high or low time ⁽¹⁾		15	9-7	,	ne
t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾		570	-	20	ns

^{1.} Guaranteed by design, not tested in production.

Figure 12. High-speed external clock source AC timing diagram



68/124 DocID024472 Rev 1

Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 13*

Table 36. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency ⁽¹⁾		-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}	ı	0.3V _{DD}	
$\begin{matrix} t_{\text{w(LSEH)}} \\ t_{\text{w(LSEL)}} \end{matrix}$	OSC32_IN high or low time ⁽¹⁾		450			ns
$\begin{array}{c} t_{\text{r(LSE)}} \\ t_{\text{f(LSE)}} \end{array}$	OSC32_IN rise or fall time ⁽¹⁾		2)	50	115

^{1.} Guaranteed by design, not tested in production.

Figure 13. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 37	HSE	oscillator charact	arietice
Table 57.	пос	OSCIIIALOI CHAIACI	ensucs

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
f _{OSC_IN}	Oscillator frequency		4	8	32	MHz
R _F	Feedback resistor		-	200	1/2	kΩ
I _{DD}	HSE current consumption	During startup ⁽³⁾	-	15)	8.5	mA
		V _{DD} =1.8 V, Rm= 30Ω CL=10 pF@8 MHz	0	0.4	-	
		V _{DD} =1.8 V, Rm= 45Ω CL=10 pF@8 MHz	-	0.5	-	
		V _{DD} =1.8 V, Rm= 30Ω CL=10 pF@32 MHz	-	0.8	-	
		V _{DD} =1.8 V, Rm= 30Ω CL=10 pF@32 MHz	-	1	-	
		V _{DD} =1.8 V, Rm= 30Ω CL=10 pF@32 MHz	-	1.5	-	
9 _m	Oscillator transconductance	Startup	10	-	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

^{1.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

70/124 DocID024472 Rev 1

^{2.} Guaranteed by design, not tested in production.

^{3.} This consumption level occurs during the first 2/3 of the $t_{\text{SU(HSE)}}$ startup time

t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 14). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with an 8 MHz crystal

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 38*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 38	LSF osci	llator cha	racteristics	(f. or =	32 768 I	(H ₇)
Table 30.	LUL USUI	nator Gna	Iaciensucs	(II GE —	JZ./ UU I	\ _

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
I _{DD}	LSE current consumption	LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9	
		LSEDRV[1:0]=01 medium low driving capability	-	AU	C1	μA
		LSEDRV[1:0]=10 medium high driving capability	01	25	1.3	μΛ
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6	
9 _m	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5	-	-	
		LSEDRV[1:0]=01 medium low driving capability	8	-	1	μΑ/V
		LSEDRV[1:0]=10 medium high driving capability	15	-	1	μΑνν
		LSEDRV[1:0]=11 higher driving capability	25	-	-	
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized	-	2	-	s

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{2.} Guaranteed by design, not tested in production.

^{3.} t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer




Figure 15. Typical application with a 32.768 kHz crystal

Obsolete Product(s) An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden

6.3.7 Internal clock source characteristics

The parameters given in *Table 39* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22*.

High-speed internal (HSI) RC oscillator

Table 39. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency		-	8	-	MHz
TRIM	HSI user trimming step		-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI oscillator (factory calibrated)	T _A = -40 to 105 °C	-3.8 ⁽³⁾	-	4.6 ⁽³⁾	%
400		T _A = -10 to 85 °C	-2.9 ⁽³⁾	(,)	2.9 ⁽³⁾	%
ACC _{HSI}		T _A = 0 to 70 °C	-	JO),	-	%
		T _A = 25 °C	(3)	9 -	1	%
t _{su(HSI)}	HSI oscillator startup time	18,18	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption	125010	-	80	100 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 16. HSI oscillator accuracy characterization results ACCHSI 5% Josole, te MAX -MIN TA [°C] -20 0 20 40 60 80 100 120 -2% -3% -5% MS30985V2

1. The above curves are based on characterisation results, not tested in production

Low-speed internal (LSI) RC oscillator

Table 40. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.

6.3.8 PLL characteristics

The parameters given in *Table 41* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22*.

Table 41. PLL characteristics

Symbol	Parameter		Unit		
Symbol	Farameter	Min	Тур	Max	Offic
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	-	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	72	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

opsolete

^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

6.3.9 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 105 $^{\circ}C$ unless otherwise specified.

Table 42. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	40	53.5	60	μs
t _{ERASE}	Page (2 KB) erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
t _{ME}	Mass erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
I _{DD}	Supply current	Write mode	-	-	10	mA
		Erase mode	-	-	12	mA

^{1.} Guaranteed by design, not tested in production.

Table 43. Flash memory endurance and data retention

Cymhal	Parameter	Conditions	Value	Unit
Symbol		Collditions	Min ⁽¹⁾	Offic
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

^{1.} Data based on characterization results, not tested in production.

Cycling performed over the whole temperature range.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 44*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class V_{DD} = 1.8 V, LQFP100, T_A = +25°C, Voltage limits to be applied on any I/O pin to f_{HCLK} = 72 MHz V_{FESD} 2B induce a functional disturbance conforms to IEC 61000-4-2 Fast transient voltage burst limits to be $V_{DD} = 1.8 \text{ V}, \text{LQFP100}, T_A = +25^{\circ}\text{C},$ f_{HCLK} = 72 MHz $\mathsf{V}_{\mathsf{EFTB}}$ applied through 100 pF on V_{DD} and V_{SS} 4A pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 44. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] 8/72 MHz	Unit
		V _{DD} = 1.8 V, T _A = 25 °C,	0.1 to 30 MHz	7	
	Dook lovel		30 to 130 MHz	16	dΒμV
S _{EMI}	Peak level	Peak level compliant with IEC	130 MHz to 1GHz	23	
		61967-2	SAE EMI Level	4	-

Table 45. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

			•		
Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}		T _A = +25 °C, conforming to JESD22-A114	2	2000	
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to JESD22-C101	II	500	V

Table 46. ESD absolute maximum ratings

^{1.} Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 47. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The test results are given in Table 48



opsolete

Table 48. I/O current injection susceptibility

		Functional s	usceptibility	
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	- 0	NA	
	Injected current on PC0, PC1, PC2, PC3, PF2, PA0, PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5 with induced leakage current on other pins from this group less than -50 μ A	- 5	-	
I _{INJ}	Injected current on PB0, PB1, PE7, PE8, PE9, PE10, PE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, PD9, PD10, PD11, PD12, PD13, PD14 with induced leakage current on other pins from this group less than -50 μA	- 5	cils	mA
L _{INJ}	Injected current on PC0, PC1, PC2, PC3, PF2, PA0, PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5, PB0, PB1, PE7, PE8, PE9, PE10, PE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, PD9, PD10, PD11, PD12, PD13, PD14 with induced leakage current on other pins from this group less than 400 μA	6100	+5	
	Injected current on any other FT and FTf pins	- 5	NA	
	Injected current on any other pins	- 5	+5	

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under the conditions summarized in *Table 22*. All I/Os are CMOS and TTL compliant.

Table 49. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		TC and TTa I/O	-	-	0.3 V _{DD} +0.07 ⁽¹⁾		
\ /	Low level input	FT and FTf I/O	-	-	0.475 V _{DD} -0.2 ⁽¹⁾		
V_{IL}	voltage	воото	-,	-	0.3 V _{DD} -0.3 ⁽¹⁾	1	
		All I/Os except BOOT0	-	-	0.3 V _{DD} ⁽²⁾	V	
		TC and TTa I/O	0.445 V _{DD} +0.398 ⁽¹⁾	-	10,0	V	
V _{IH} High level voltage	High level input	FT and FTf I/O	0.5 V _{DD} +0.2 ⁽¹⁾) ' C	_		
		ВООТ0	0.2 V _{DD} +0.95 ⁽¹⁾	-	-		
		All I/Os except BOOT0	0.7 V _{DD} ⁽²⁾	-	-		
		TC and TTa I/O	CO-10	200 (1)	-		
V _{hys}	Schmitt trigger hysteresis	FT and FTf I/O	03 -	100 ⁽¹⁾	-	mV	
		воото	-	300 ⁽¹⁾	-		
		TC, FT, FTf and POR I/O TTa I/O in digital mode $V_{SS} \le V_{IN} \le V_{DD}$	-	-	±0.1		
		TTa I/O in digital mode V _{DD} ≤V _{IN} ≤V _{DDA}	-	-	1		
I _{lkg}	Input leakage current ⁽³⁾	TTa I/O in analog mode V _{SS} ≤V _{IN} ≤V _{DDA}	-	-	±0.2	μA	
c C	16/10	FT and FTf I/O ⁽⁴⁾ V _{DD} ≤V _{IN} ≤5 V	-	-	10		
b ₂		POR V _{DDA} ≤ V _{IN} ≤5 V	-	-	10		
R_{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ	
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	25	40	55	kΩ	
C _{IO}	I/O pin capacitance		-,	5	-	pF	

^{1.} Data based on design simulation.

^{2.} Tested in production.

^{3.} Leakage could be higher than the maximum value. if negative current is injected on adjacent pins. Refer to *Table 48: I/O current injection susceptibility*.

^{4.} To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters.






Figure 17. TC and TTa I/O input characteristics





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 20*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 20*).

Output voltage levels

Unless otherwise specified, the parameters given in $Table\ 50$ are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in $Table\ 22$. All I/Os (FT, TTa and Tc unless otherwise specified) are CMOS and TTL compliant.

Table 50. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA 1.65 V < V _{DD} < 1.95 V	-	0.4	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	I _{IO} = -4 mA 1.65 V < V _{DD} < 1.95 V	V _{DD} – 0.4	-	٧
V _{OLFM+} ⁽¹⁾⁽³⁾	Output low level voltage for an FTf I/O pin in FM+ mode	I _{IO} = +10 mA V _{DD} = 1.65 V to 1.95 V	-	0.4	

^{1.} The $I_{|O|}$ current sunk by the device must always respect the absolute maximum rating specified in *Table 20* and the sum of $I_{|O|}$ (I/O ports and control pins) must not exceed $\Sigma I_{|O(P|N)}$.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 20 and the sum of I_{IO} (I/O ports and control pins) must not exceed ΣI_{IO(PIN)}.

^{3.} Guaranted by Design, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 19* and *Table 51*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22*.

Table 51. I/O AC characteristics⁽¹⁾

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 1.95 \text{ V}$	-	1	MHz
x0	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	ı	125 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	OL = 30 βr, VDD = 1.00 V to 1.00 V	170	125 ⁽³⁾	113
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 1.95 \text{ V}$	-	4 ⁽³⁾	MHz
01	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	62.5 ⁽³⁾	20
	t _{r(IO)out}	Output low to high level rise time	-OL - 50 μr, V _{DD} - 1.05 V to 1.95 V	-	62.5 ⁽³⁾	ns
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	10 ⁽³⁾	MHz
11	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	25 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	-	25 ⁽³⁾	113
	f _{max(IO)out}	Maximum frequency ⁽²⁾		-	0.5 ⁽⁴⁾⁽³⁾	MHz
FM+ configuration ⁽⁴⁾	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 1.65 V to 1.95 V	ı	16 ⁽⁴⁾⁽³⁾	ns
*6	t _{r(IO)out}	Output low to high level rise time		-	44 ⁽⁴⁾⁽³⁾	113
Solett	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10	-	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0316 reference manual for a description of GPIO Port configuration register.

^{2.} The maximum frequency is defined in Figure 19.

^{3.} Guaranteed by design, not tested in production.

The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F30x and STM32F31x reference manual RM0316 for a description of FM+ I/O mode configuration.

EXTERNAL $t_r(IO)$ out $t_r(I$

Figure 19. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 49*).

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 22*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	202	-	-	0.3V _{DD} + 0.07 ⁽¹⁾	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		0.445V _{DD} + 0.398 ⁽¹⁾	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis		-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse		-	-	100 ⁽¹⁾	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse		700 ⁽¹⁾	-	-	ns

Table 52. NRST pin characteristics

Figure 20. Recommended NRST pin protection

External reset circuit(1)

NRST(2)

RPU

Filter Internal Reset

MS19878V1

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in

^{1.} Guaranteed by design, not tested in production.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Table 52. Otherwise the reset will not be taken into account by the device.

6.3.15 NPOR pin characteristics

The NPOR pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, Rpu (see Table 53) connected to V_{DDA} supply.

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature and V_{DDA} supply voltage conditions summarized in *Table 22*.

	Table 33. Ni Oli p	iii ciiai acte	1131103			
Symbol ⁽¹⁾	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NPOR)}	NPOR Input low level voltage				0.475V _{DDA} - 0.2	V
V _{IH(NPOR)}	NPOR Input high level voltage		0.5V _{DDA} + 0.2	(6-	7000	V
V _{hys(NPOR)}	NPOR Schmitt trigger voltage hysteresis		Q1	100		mV
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ

Table 53. NPOR pin characteristics

6.3.16 Timer characteristics

The parameters given in Table 54 are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

	Symbol	Parameter	Conditions	Min	Max	Unit		
16				1	-	t _{TIMxCLK}		
60/9	t _{res(TIM)} Tin	Timer resolution time	f _{TIMxCLK} = 72 MHz	13.9	-	ns		
000			f _{TIMxCLK} = 144 MHz, x= 1.8	6.95	-	ns		
	f	Timer external clock		0	f _{TIMxCLK} /2	MHz		
	f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 72 MHz	0	36	MHz		
	Pos	Timer resolution	TIMx (except TIM2)	ı	16	bit		
	Res _{TIM}	Timer resolution	TIM2	ı	32	DIL		
				1	65536	t _{TIMxCLK}		
	t _{COUNTER} 1	16-bit counter clock period	f _{TIMxCLK} = 72 MHz	0.0139	910	μs		
	- COSMEN		f _{TIMxCLK} = 144 MHz, x= 1.8	0.0069	455	μs		

Table 54. TIMx⁽¹⁾⁽²⁾ characteristics

^{1.} Guaranteed by design, not tested in production.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Table 54. TIMx⁽¹⁾⁽²⁾ characteristics (continued)

Symbol Parameter		Conditions	Min	Max	Unit
			-	65536 × 65536	t _{TIMxCLK}
t _{MAX} COUNT	Maximum possible count	f _{TIMxCLK} = 72 MHz	-	59.65	S
^t MAX_COUNT	with 32-bit counter	f _{TIMxCLK} = 144 MHz, x= 1.8	-	29.825	s

TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM6, TIM15, TIM16 and TIM17 timers.



^{2.} Guaranteed by design, not tested in production.

Obsolete Product(s)

Obsolete Product(s)

Table 55. IWDG min/max timeout period at 40 kHz (LSI) (1)

		<u> </u>	
Prescaler divider	PR[2:0] bits	Min timeout (ms) RL[11:0]= 0x000	Max timeout (ms) RL[11:0]= 0xFFF
/4	0	0.1	409.6
/8	1	0.2	819.2
/16	2	0.4	1638.4
/32	3	0.8	3276.8
/64	4	1.6	6553.6
/128	5	3.2	13107.2
/256	7	6.4	26214.4

These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 56. WWDG min-max timeout value @72 MHz (PCLK)⁽¹⁾

Prescaler	WDGTB	Min timeout value	Max timeout value
1	0	0.05687	3.6409
2	1	0.1137	7.2817
4	2	0.2275	14.564
8	3	0.4551	29.127

^{1.} Guaranteed by design, not tested in production.

88/124 DocID024472 Rev 1

6.3.17 Communications interfaces

I²C interface characteristics

The I 2 C interface meets the requirements of the standard I 2 C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" opendrain. When configured as open-drain, the PMOS connected between the I/O pin and V $_{DD}$ is disabled, but is still present.

The I²C characteristics are described in *Table 57*. Refer also to *Section 6.3.13: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 57. I2C timings specification (see I2C specification, rev.03, June 2007)⁽¹⁾

Comple of	Downwater	Standa	rd mode	Fast m	ode	Fast Mode Plus		Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
f _{SCL}	SCL clock frequency	0	100	0	400	0	1000	KHz
t _{LOW}	Low period of the SCL clock	4.7	-	1.3	0-/	0.5	-	μs
t _{HIGH}	High Period of the SCL clock	4		0.6		0.26	-	μs
t _r	Rise time of both SDA and SCL signals	-	1000	6-	300	-	120	ns
t _f	Fall time of both SDA and SCL signals		300	-	300	-	120	ns
t _{HD;DAT}	Data hold time	0	-	0	-	0	-	μs
t _{VD;DAT}	Data valid time	-	3.45 ⁽²⁾	-	0.9 ⁽²⁾	-	0.45 ⁽²⁾	μs
t _{VD;ACK}	Data valid acknowledge time	-	3.45 ⁽²⁾	-	0.9 ⁽²⁾	-	0.45 ⁽²⁾	μs
t _{SU;DAT}	Data setup time	250	-	100	-	50	-	ns
t _{HD:STA}	Hold time (repeated) START condition	4.0	-	0.6	-	0.26	-	μs
t _{SU:STA}	Set-up time for a repeated START condition	4.7	-	0.6	-	0.26		μs
t _{SU:STO}	Set-up time for STOP condition	4.0	-	0.6	-	0.26	-	μs
t _{BUF}	Bus free time between a STOP and START condition	4.7	-	1.3	-	0.5	-	μs
C _b	Capacitive load for each bus line	-	400	-	400	-	550	pF

The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when I2Cx_TIMING register is correctly programmed (Refer to the reference manual). These characteristics are not tested in production.


^{2.} The maximum tHD;DAT could be 3.45 µs, 0.9 µs and 0.45 µs for standard mode, fast mode and fast mode plus, but must be less than the maximum of tVD;DAT or tVD;ACK by a transition time.

Table 58. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{SP}	Pulse width of spikes that are suppressed by the analog filter	50	260	ns

^{1.} Guaranteed by design, not tested in production.

Figure 21. I²C bus AC waveforms and measurement circuit



1. Rs: Series protection resistors, Rp: Pull-up resistors, VDD_I2C: I2C bus supply.

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 59* for SPI or in *Table 60* for I^2S are derived from tests performed under ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in *Table 22*.

Refer to Section 6.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 59. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode, C = 30pF	-	18	MHz
1/t _{c(SCK)}	SPI Clock frequency	Slave mode	-	18	IVITIZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)}	NSS setup time	Slave mode	2Tpclk	-	
t _{h(NSS)}	NSS hold time	Slave mode	4Tpclk	-	
t _{w(SCKH)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 - 3	Tpclk/2 + 3	
t _{su(MI)}	Data input setup time	Master mode	5.5	-	
t _{su(SI)}	Data input setup time	Slave mode	6.5	-	
t _{h(MI)}	Data input hold time	Master mode	5	-	
t _{h(SI)}	Data input noid time	Slave mode	5	-	ns
t _{a(SO)} ⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 24 MHz	0	4Tpclk	
t _{dis(SO)} (3)	Data output disable time	Slave mode	0	24	
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	39	
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	3	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	15	-	
t _{h(MO)}	Data output noid time	Master mode (after enable edge)	4	-	

^{1.} Data based on characterization results, not tested in production.

47/

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.





Figure 22. SPI timing diagram - slave mode and CPHA = 0

Figure 23. SPI timing diagram - slave mode and CPHA = 1⁽¹⁾



1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.




Figure 24. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

Table 60. I²S characteristics⁽¹⁾


	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{CK}	I ² S clock frequency	Master data: 16 bits, audio freq=48 kHz	1.496	1.503	MHz
	^{1/ι} c(CK)		Slave	0	12.288	
2/6	t _{r(CK)}	I ² S clock rise and fall time	Capacitive load C _L = 30 pF	-	8	
	t _{w(CKH)}	I ² S clock high time Master f _{PCLK} = 36 MHz,		331	-	
anso.	t _{w(CKL)}	I ² S clock low time	audio frequency = 48 kHz	332	-	ns
Ob	t _{v(WS)}	WS valid time	Master mode	4	-	115
	t _{h(WS)}	WS hold time	Master mode	4	-	
	t _{su(WS)}	WS setup time	Slave mode	4	1	
	t _{h(WS)}	WS hold time	Slave mode	0	-	
	Duty Cycle	I ² S slave input clock duty cycle	Slave mode	30	70	%

Table 60. I²S characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{su(SD_MR)}	Data input setup time	Master receiver	9		
t _{su(SD_SR)}	Data input setup time	Slave receiver	2		
t _{h(SD_MR)}	Data input hold time	Master receiver	0		
t _{h(SD_SR)}	Data input hold time	Slave receiver	0		
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)		29	ns
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	12	4	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)		3.	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	2	70	

^{1.} Data based on characterization results, not tested in production.

Figure 25. I²S slave timing diagram (Philips protocol)⁽¹⁾



- 1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

94/124 DocID024472 Rev 1




Figure 26. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

CAN (controller area network) interface

Refer to Section 6.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

6.3.18 ADC characteristics

Unless otherwise specified, the parameters given in *Table 61* to *Table 65* are guaranteed by design, with conditions summarized in *Table 22*.

Conditions Symbol Min Unit **Parameter** Typ Max Analog supply voltage for 1.8 3.6 ٧ V_{DDA} ADC clock frequency 0.14 72 MHz f_{ADC}

Table 61. ADC characteristics

Table 61. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Resolution = 12 bits, Fast Channel	0.01	-	5.14	
f _S ⁽¹⁾	Sampling rate	Resolution = 10 bits, Fast Channel	0.012	-	6	MSPS
's` '	Sampling rate	Resolution = 8 bits, Fast Channel	0.014	-	7.2	IVIOFO
		Resolution = 6 bits, Fast Channel	0.0175	-	9	
f _{TRIG} ⁽¹⁾	External trigger frequency	f _{ADC} = 72 MHz Resolution = 12 bits	-	-	5.14	MHz
		Resolution = 12 bits	-	-	14	1/f _{ADC}
V _{AIN}	Conversion voltage range		0	-11	V_{DDA}	V
R _{AIN} ⁽¹⁾	External input impedance		-	0	100	kΩ
C _{ADC} ⁽¹⁾	Internal sample and hold capacitor		- 81	5	-	pF
t _{CAL} ⁽¹⁾	Calibration time	f _{ADC} = 72 MHz	1.5	56		μs
CAL'	Calibration time		11	12		1/f _{ADC}
	Trigger conversion latency	CKMODE = 00	1.5	2	2.5	1/f _{ADC}
t _{latr} (1)	Regular and injected	CKMODE = 01	-	-	2	1/f _{ADC}
latr` ′	channels without conversion	CKMODE = 10	-	-	2.25	1/f _{ADC}
	abort	CKMODE = 11	-	-	2.125	1/f _{ADC}
		CKMODE = 00	2.5	3	3.5	1/f _{ADC}
, (1)	Trigger conversion latency Injected channels aborting a	CKMODE = 01	-	-	3	1/f _{ADC}
t _{latrinj} ⁽¹⁾	regular conversion	CKMODE = 10	-	-	3.25	1/f _{ADC}
	010	CKMODE = 11	-	-	3.125	1/f _{ADC}
t _S ⁽¹⁾	Sampling time	f _{ADC} = 72 MHz	0.021	-	8.35	μs
ıs' '	Sampling time		1.5	-	601.5	1/f _{ADC}
TADCVREG _STUP ⁽¹⁾	ADC Voltage Regulator Start-up time		-	-	10	μs
t _{CONV} ⁽¹⁾	Total conversion time	f _{ADC} = 72 MHz Resolution = 12 bits	0.19	-	3.5	μs
'CONV'	(including sampling time)	Resolution = 12 bits	14 to 252 (t _S for sa successive a			1/f _{ADC}

^{1.} Data guaranteed by design

Table 62. Maximum ADC R_{AIN} ⁽¹⁾

	Sampling	Sampling	ium ADC R _{AIN} (*)	R_{AIN} max ($k\Omega$)	
Resolution	cycle @ 72 MHz	time [ns] @ 72 MHz	Fast channels ⁽²⁾	Slow channels	Other channels ⁽³⁾
	1.5	20.83	0.018	NA	NA
	2.5	34.72	0.150	NA	0.022
	4.5	62.50	0.470	0.220	0.180
40 hita	7.5	104.17	0.820	0.560	0.470
12 bits	19.5	270.83	2.70	1.80	1.50
	61.5	854.17	8.20	6.80	4.70
	181.5	2520.83	22.0	18.0	15.0
	601.5	8354.17	82.0	68.0	47.0
	1.5	20.83	0.082	NA	NA
	2.5	34.72	0.270	0.082	0.100
	4.5	62.50	0.560	0.390	0.330
40.1.11	7.5	104.17	1.20	0.82	0.68
10 bits	19.5	270.83	3.30	2.70	2.20
	61.5	854.17	10.0	8.2	6.8
	181.5	2520.83	33.0	27.0	22.0
	601.5	8354.17	100.0	82.0	68.0
	1.5	20.83	0.150	NA	0.039
	2.5	34.72	0.390	0.180	0.180
	4.5	62.50	0.820	0.560	0.470
0.1-76	7.5	104.17	1.50	1.20	1.00
8 bits	19.5	270.83	3.90	3.30	2.70
10:16	61.5	854.17	12.00	12.00	8.20
	181.5	2520.83	39.00	33.00	27.00
75	601.5	8354.17	100.00	100.00	82.00
	1.5	20.83	0.270	0.100	0.150
	2.5	34.72	0.560	0.390	0.330
	4.5	62.50	1.200	0.820	0.820
0.1."	7.5	104.17	2.20	1.80	1.50
6 bits	19.5	270.83	5.60	4.70	3.90
	61.5	854.17	18.0	15.0	12.0
	181.5	2520.83	56.0	47.0	39.0
	601.5	8354.17	100.00	100.0	100.0

^{1.} Data based on characterization results, not tested in production.

^{2.} All fast channels, expect channels on PA2, PA6, PB1, PB12.

3. Channels available on PA2, PA6, PB1 and PB12.

Table 63. ADC accuracy - limited test conditions 1) (1)(2)

Symbol	Parameter	C	Conditions		Min (3)	Тур	Max (3)	Unit
			Single anded	Fast channel 5.1 Ms	-	±3.5	<u>±6</u>	
ET	Total unadjusted		Single ended	Slow channel 4.8 Ms	-	±4.5	±7	
	error		Differential	Fast channel 5.1 Ms	-	±3.5	±6	
			Dillerential	Slow channel 4.8 Ms	-	±3.5	±6	
			Cinale ended	Fast channel 5.1 Ms	-	±1	±5	
F0	Officet error		Single ended	Slow channel 4.8 Ms	-	±1	±5	1
EO	Offset error		Differential	Fast channel 5.1 Ms	\-\-\	±1	±3	
			Dillerential	Slow channel 4.8 Ms	(G)	±1	±3	
			Cinalo ondod	Fast channel 5.1 Ms) -	±3	±6	
EG	Cain arrar		Single ended	Slow channel 4.8 Ms	-	<u>±</u> 4	±6	LSB
EG	Gain error		Differential	Fast channel 5.1 Ms	-	±1	<u>+2</u>	LSB
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±3	
		ADC clock freq. ≤72 MHz	200	Fast channel 5.1 Ms	-	±1	±1	
ED	Differential	Sampling freq. ≤5 Msps	Single ended	Slow channel 4.8 Ms	-	±1	±1.5	
	linearity error	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	Differential	Fast channel 5.1 Ms	-	±1	±1	
		25°C	Dillerential	Slow channel 4.8 Ms	-	±1	±1	
		11/000	Single ended	Fast channel 5.1 Ms	-	±1.5	±3	
EL	Integral linearity	Oducil	Sirigle ended	Slow channel 4.8 Ms	-	±2	±3	
	error		Differential	Fast channel 5.1 Ms	-	±1	<u>+2</u>	
	40,		Dillerential	Slow channel 4.8 Ms	-	±1	±2	
	6		Single ended	Fast channel 5.1 Ms	10.3	10.7	-	
ENOB	Effective number of		Sirigle ended	Slow channel 4.8 Ms	10.4	10.7	-	bits
ENOB	bits		Differential	Fast channel 5.1 Ms	10.9	11.3	-	DILS
			Dillerential	Slow channel 4.8 Ms	10.9	11.3	-	
	Signal-to-		Single ended	Fast channel 5.1 Ms	64	66	-	
SINAD	noise and		Single ended	Slow channel 4.8 Ms	65	66	-	4D
SINAD	distortion ratio		Differential	Fast channel 5.1 Ms	67	70	-	dB
	TallO		Dilleterilial	Slow channel 4.8 Ms	67	70	-	

Table 63. ADC accuracy - limited test conditions 1) ⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	C	Min (3)	Тур	Max (3)	Unit		
			Single ended	Fast channel 5.1 Ms	64	67	-	
SNR	Signal-to-		Sirigle efficed	Slow channel 4.8 Ms	65	67	-	
SINK	noise ratio	ADC clock freq. ≤ 72 MHz Sampling freq ≤ 5 Msps	Differential	Fast channel 5.1 Ms	68	70	-	
				Slow channel 4.8 Ms	69	70	-	dB
		$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	Cingle anded	Fast channel 5.1 Ms	-	-75	-72	uБ
TUD	Total harmonic distortion	25°C	Single ended	Slow channel 4.8 Ms	-	-72	-70	
IND			Differential	Fast channel 5.1 Ms	-	-80	-74	
			ווים פוווים	Slow channel 4.8 Ms	-	-76	-71	1

^{1.} ADC DC accuracy values are measured after internal calibration.



ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.13 does not affect the ADC accuracy.
 Obsolete Product(s)

Table 64. ADC accuracy - limited test conditions 2) $^{(1)(2)(3)}$

Symbol	Parameter	С	onditions		Min ⁽⁴⁾	Max ⁽⁴⁾	Unit
			Single	Fast channel 5.1 Ms	-	±7	
FT	Total		Ended	Slow channel 4.8 Ms	-	±7	
ET	unadjusted error		Differential	Fast channel 5.1 Ms	-	±7	
			Differential	Slow channel 4.8 Ms	-	±7	
			Single	Fast channel 5.1 Ms	-	±5	
EO	Offset error		Ended	Slow channel 4.8 Ms	-	±5	
LO	Oliset elloi		Differential	Fast channel 5.1 Ms	-	±4	
			Dillerential	Slow channel 4.8 Ms	-	±4	
			Single	Fast channel 5.1 Ms	(±7	,
EG	Gain error		Ended	Slow channel 4.8 Ms	77)	±7	LSB
LG	Gain enoi		Differential	Fast channel 5.1 Ms	5	±3	LOD
		ADC clock freq. ≤ 72 MHz, Sampling freq. ≤ 5 Msps	Dilicicitiai	Slow channel 4.8 Ms	-	±3	
		$2 \text{ V} \le \text{V}_{DDA}$, $\text{V}_{REF+} \le 3.6 \text{ V}$	Single	Fast channel 5.1 Ms	-	±1.5	
ED	Differential linearity		Ended	Slow channel 4.8 Ms	-	±1.5	
LD	error		Differential	Fast channel 5.1 Ms	-	±1.5	
			Differential	Slow channel 4.8 Ms	-	±1	
			Single	Fast channel 5.1 Ms	-	±3	
EL	Integral linearity	.15	Ended	Slow channel 4.8 Ms	-	±3	
LL	error	product(s)	Differential	Fast channel 5.1 Ms	-	<u>+2</u>	
			Dilicicitiai	Slow channel 4.8 Ms	-	<u>+2</u>	
		7400	Single	Fast channel 5.1 Ms	10.2	-	
ENOB	Effective number of		Ended	Slow channel 4.8 Ms	10.2	-	bits
LINOD	bits		Differential	Fast channel 5.1 Ms	10.8	-	טונס
	10		Dilicicinal	Slow channel 4.8 Ms	10.8	-	

Table 64. ADC accuracy - limited test conditions 2) (1)(2)(3) (continued)

Symbol	Parameter	С	onditions		Min ⁽⁴⁾	Max ⁽⁴⁾	Unit
	Ciamal to		Single	Fast channel 5.1 Ms	-	63	
SINAD	Signal-to- noise and		Ended	Slow channel 4.8 Ms	-	63	
SINAD	distortion ratio		Differential	Fast channel 5.1 Ms	-	67	
	Tallo		Dillerential	Slow channel 4.8 Ms	-	67	
			Single	Fast channel 5.1 Ms	64	-	
SNR	Signal-to-	ADC clock freq. ≤ 72 MHz, Sampling freq. ≤ 5 Msps,	Ended	Slow channel 4.8 Ms	64	-	dB
SINK	noise ratio	2 V \leq V _{DDA} , V _{REF+} \leq 3.6 V	Differential	Fast channel 5.1 Ms	67	-	uБ
		DDA: KEI	Dillerential	Slow channel 4.8 Ms	67	16	
			Single	Fast channel 5.1 Ms	-	-71	1
THD	Total harmonic		Ended	Slow channel 4.8 Ms	74),	-69	
טרוו	distortion		Differential	Fast channel 5.1 Ms)O;	-73	
			Dilleterillal	Slow channel 4.8 Ms	-	-70	

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.13 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.
- at tested in tes 4. Data based on characterization results, not tested in production.

Table 65. ADC accuracy (1)(2)(3)

Symbol	Parameter	С	onditions		Min ⁽⁴⁾	Max ⁽⁴⁾	Unit
			Cinale anded	Fast channel 5.1 Ms	-	±8	
	Total		Single ended	Slow channel 4.8 Ms	-	±8	
ET	unadjusted error		Differential	Fast channel 5.1 Ms	-	±7	
			Differential	Slow channel 4.8 Ms	-	±7	
			Cinalo andod	Fast channel 5.1 Ms	-	±7	
EO	Offset error		Single ended	Slow channel 4.8 Ms	-	±7	
	Oliset elloi		Differential	Fast channel 5.1 Ms	-	±4	
			Dilleterillai	Slow channel 4.8 Ms	-	±4	
			Single ended	Fast channel 5.1 Ms	(±7	,
EG	Gain error		Sirigle ended	Slow channel 4.8 Ms	7/-),	±7	LSB
LG	Gairrenoi		Differential	Fast channel 5.1 Ms	5-	±3	LOB
			Dillerential	Slow channel 4.8 Ms	-	±3	
			Single ended	Fast channel 5.1 Ms	-	±1.5	
ED	Differential linearity	ADC clock freq. ≤ 72 MHz, Sampling freq. ≤ 5 Msps	Sirigle ended	Slow channel 4.8 Ms	-	±1.5	
	error	1.8 V \leq V _{DDA} , V _{REF+} \leq 3.6 V	Differential	Fast channel 5.1 Ms	-	±1.5	
			Dilicicitia	Slow channel 4.8 Ms	-	±1	
			Single ended	Fast channel 5.1 Ms	-	#	
EL	Integral linearity	.15)	onigic crided	Slow channel 4.8 Ms	-	1 3	
	error	oroduci(s)	Differential	Fast channel 5.1 Ms	-	<u>+2</u>	
		4010	Dilicicitiai	Slow channel 4.8 Ms	-	<u>+2</u>	
		2400	Single ended	Fast channel 5.1 Ms	10.2	-	
ENOB	Effective number of		Olligic crided	Slow channel 4.8 Ms	10.2	1	bits
LINOD	bits		Differential	Fast channel 5.1 Ms	10.8	-	Dita
			Dilicicitiai	Slow channel 4.8 Ms	10.8	-	
5	Signal-to-		Single ended	Fast channel 5.1 Ms	-	63	
SINAD	noise and		onigic crided	Slow channel 4.8 Ms	-	63	dB
SINAD	distortion ratio		Differential	Fast channel 5.1 Ms	-	67	
	1.0.10		Dilloronda	Slow channel 4.8 Ms	-	67	

Symbol	Parameter	С	Conditions					
			Cinalo andod	Fast channel 5.1 Ms	64	-		
SNR Signal-to-		Single ended	Slow channel 4.8 Ms	64	-			
SINK	noise ratio		Differential	Fast channel 5.1 Ms	67	-		
		ADC clock freq. ≤ 72 MHz, Sampling freq ≤ 5 Msps,	Dillerential	Slow channel 4.8 Ms	67	-	dB	
		1.8 V \leq V _{DDA} , V _{REF+} \leq 3.6 V	Single ended	Fast channel 5.1 Ms	-	-70	иь	
TUD	Total	DDA, REFF = 0.0	Sirigle ended	Slow channel 4.8 Ms	-	-69		
THD harmonic distortion		Differential	Fast channel 5.1 Ms	-	-72			
			Dilletetillai	Slow channel 4.8 Ms	-	-70	١	

Table 65. ADC accuracy (1)(2)(3) (continued)

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

 Any positive injection current within the limits specified for $I_{\text{INJ}(\text{PIN})}$ and $\Sigma I_{\text{INJ}(\text{PIN})}$ in Section 6.3.13 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.

 $\frac{V_{DDA}}{4096}$ depending on package)] E_G (1) Example of an actual transfer curve 4095 (2) The ideal transfer curve 4094 (3) End point correlation line 4093 **E**_T=Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. $\mathbf{E_O}\!\!=\!\!$ Offset Error: deviation between the first actual transition and the first ideal one. 6 $\mathbf{E_{G}}\!\!=\!\!\mathbf{Gain}$ Error: deviation between the last ideal transition and the last actual one. $\mathbf{E_{D}}\!\!=\!\!\mathrm{Differential}$ Linearity Error: maximum deviation between actual steps and the ideal one. E_I =Integral Linearity Error: maximum deviation between any actual transition and the end point 2 correlation line. 1 LSB_{IDEAL} 0 4093 4094 4095 4096 V_{DDA} V_{SSA} ai14395b

Figure 27. ADC accuracy characteristics




Figure 28. Typical connection diagram using the ADC

- 1. Refer to *Table 61* for the values of R_{AIN}.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 10. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.19 **DAC** electrical specifications

Table 66. DAC characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Comments
V _{DDA}	Analog supply voltage for DAC ON	2.4	-	3.6	V	
R _{LOAD} ⁽¹⁾	Resistive load with buffer ON	5	-	-	kΩ	
R _O ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 $M\Omega$
C _{LOAD} ⁽¹⁾	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
	Lower DAC_OUT voltage with buffer ON	0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at V _{DDA} = 3.6 V
	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} – 0.2	٧	and (0x155) and (0xEAB) at V _{DDA} = 2.4 V
-/4\	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output
	Higher DAC_OUT voltage with buffer OFF	-	-	V _{DDA} – 1LSB	V	excursion of the DAC.

Table 66. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	,
I _{DDA} ⁽³⁾	DAC DC current consumption in quiescent	-	-	380	μΑ	With no load, middle code (0x800) on the input
IDDA(°)	mode (Standby mode) ⁽²⁾	-	-	480	μA	With no load, worst code (0xF1C) on the input
DNL ⁽³⁾	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for a 10-bit input code
	consecutive code-1LSB)	-	-	±2	LSB	Given for a 12-bit input code
	Integral non linearity	-	-	±1	LSB	Given for a 10-bit input code
INL ⁽³⁾	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for a 12-bit input code
	Offset error	-	-	±10	mV	010
Offset ⁽³⁾	(difference between measured value at Code	-	-	±3	LSB	Given for a 10-bit input code at V _{DDA} = 3.6 V
	(0x800) and the ideal value = V _{DDA} /2)	-	-	±12	LSB	Given for a 12-bit input code at V _{DDA} = 3.6 V
Gain error ⁽³⁾	Gain error	-	- (±0.5	%	Given for a 12-bit input code
t _{SETTLING} ⁽³⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	13	3	4	μs	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽³⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
t _{WAKEUP} (3)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	ı	6.5	10	μs	$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (1)	Power supply rejection ratio (to V _{DDA}) (static DC measurement	ı	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

^{1.} Guaranteed by design, not tested in production.

Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is involved.

^{3.} Data based on characterization results, not tested in production.

Buffered/Non-buffered DAC Buffer(1) R_{LOAD} 12-bit DACx_OUT digital to analog converter C_{LOAD} ai17157

Figure 29. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.20 **Comparator characteristics**

Table 67. Comparator characteristics⁽¹⁾

6.3.20	Comparator charac		(4)	•	. 10	ils	1
Comple el		67. Comparator cha			7	Max	11:4
Symbol	Parameter	Cond	tions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage			1.65	-	3.6	
V_{IN}	Comparator input voltage range		16/6	0	-	V _{DDA}	V
V_{BG}	Scaler input voltage	10	30.	-	1.2	-	
V _{SC}	Scaler offset voltage	Uh		-	±5	±10	mV
t _{s_sc}	Scaler startup time from power down			-	-	0.1	ms
t _{START}	Comparator startup time	Startup time to reach properties specification	propagation delay	-	-	60	μs
	900	Ultra-low power mode		-	2	4.5	
	Propagation delay for	Low power mode		-	0.7	1.5	μs
	200 mV step with 100 mV	Medium power mode		-	0.3	0.6	
	overdrive	High anod made	$V_{DDA} \ge 2.7 \text{ V}$	-	50	100	no
-0/		High speed mode	V _{DDA} < 2.7 V	-	100	240	- ns
CID		Ultra-low power mode		-	2	7	
O	Propagation delay for full	Low power mode		-	0.7	2.1	μs
	range step with 100 mV	Medium power mode		-	0.3	1.2	
	overdrive	I link on and made	$V_{DDA} \ge 2.7 \text{ V}$	-	90	180	
		High speed mode	V _{DDA} < 2.7 V	-	110	300	ns
V _{offset}	Comparator offset error			-	<u>±4</u>	±10	mV
dV _{offset} /dT	Offset error temperature coefficient			-	18	-	μV/° C
							•

Table 67. Comparator characteristics⁽¹⁾ (continued)

	Parameter	Condition	ons	Min	Тур	Max	Uni
		Ultra-low power mode		-	1.2	1.5	
	COMP current	Low power mode		-	3	5] ,
I _{DD(COMP)}	consumption	Medium power mode		-	10	15	μA
		High speed mode		-	75	100	
		No hysteresis (COMPxHYST[1:0]=00)		-	0	-	
		Low hysteresis	High speed mode	3		13	
		(COMPxHYST[1:0]=01)	All other power modes	5	8	10	
V_{hys}	Comparator hysteresis	Medium hysteresis	High speed mode	7	\C	26	m\
		(COMPxHYST[1:0]=10)	All other power modes	9	15	19	
		High hysteresis	High speed mode	18		49	
		(COMPxHYST[1:0]=11)	All other power modes	19	31	40	
	te Produc	ile) Obe					



6.3.21 Operational amplifier characteristics

Table 68. Operational amplifier characteristics⁽¹⁾

Symbol	Param	eter	Condition	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltag	je		2.4	-	3.6	V
CMIR	Common mode inpu	t range		0	-	V_{DDA}	V
		Maximum	25°C, No Load on output.	-	-	4	
VI	Input offset voltage	calibration range	All voltage/Temp.	-	-	6	mV
VI _{OFFSET}	input onset voltage	After offset	25°C, No Load on output.	-	-	1.6	5)
		calibration	All voltage/Temp.	-	- 21	3	
ΔVI _{OFFSET}	Input offset voltage of	Irift		-	5	-	μV/°C
I _{LOAD}	Drive current			-	-	500	μΑ
IDDOPAMP	Consumption		No load, quiescent mode	S.	690	1450	μΑ
CMRR	Common mode rejec	ction ratio	60/	-	90	-	dB
PSRR	Power supply rejection	on ratio	DC	73	117	-	dB
GBW	Bandwidth)	-	8.2	-	MHz
SR	Slew rate	10		-	4.7	-	V/µs
R _{LOAD}	Resistive load	4(3)		4	-	-	kΩ
C _{LOAD}	Capacitive load	O		-	-	50	pF
VOH	High saturation volta	go.	R _{load} = min, Input at V _{DDA} .	-	-	100	
VOH _{SAT}	Trigit Saturation voita	y c	R _{load} = 20K, Input at V _{DDA} .	-	-	20	mV
50	Low acturation valta	70	Rload = min, input at 0V	-	-	100	1110
VOL _{SAT}	Low saturation volta	je	Rload = 20K, input at 0V.	-	-	20	
φm	Phase margin			-	62	-	0
t _{OFFTRIM}	Offset trim time: duri minimum time neede steps to have 1 mV a	ed between two		-	-	2	ms
t _{WAKEUP}	Wake up time from C	DFF state.	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega,$ Follower configuration	-	2.8	5	μѕ

Table 68. Operational amplifier characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Тур	Max	Unit
			-	2	-	
PGA gain	Non inverting gain value		-	4	-	
FGA gaill	Non inverting gain value		-	8	-	
			-	16	-	
		Gain=2	-	5.4/5.4	-	
D	R2/R1 internal resistance values in	Gain=4	-	16.2/5.4	-	kO
R _{network}	PGA mode ⁽²⁾	Gain=8	-	37.8/5.4	-	kΩ
		Gain=16	-	40.5/2.7	- ((
PGA gain error	PGA gain error		-1%	-	1%	
I _{bias}	OPAMP input bias current		-	- 41	±0.2 ⁽³⁾	μA
		PGA Gain = 2, Cload = 50pF, Rload = 4 K Ω	-6	(2)	-	
DOA DW	PGA bandwidth for different non inverting gain	PGA Gain = 4, Cload = 50pF, Rload = 4 K Ω	(6	2	-	MU-
PGA BW		PGA Gain = 8, Cload = 50pF, Rload = 4 K Ω	-	1	-	- MHz
		PGA Gain = 16, Cload = 50pF, Rload = 4 K Ω	-	0.5	-	
	produce	@ 1KHz, Output loaded with 4 KΩ	-	109	-	
en e/	Voltage noise density	@ 10KHz, Output loaded with 4 KΩ	-	43	-	<u>nV</u> √Hz

^{1.} Guaranteed by design, not tested in production.

R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

^{3.} Mostly TTa I/O leakage, when used in analog mode.

Electrical characteristics STM32F31xx




Figure 30. OPAMP Voltage Noise versus Frequency

6.3.22 Temperature sensor characteristics

Table 69. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} (1)	Startup time	4	-	10	μs
T _{S_temp} ⁽¹⁾⁽²⁾	ADC sampling time when reading the temperature	2.2	-	-	μs

^{1.} Guaranteed by design, not tested in production.

Table 70. Temperature sensor calibration values

	Calibration value name	Description	Memory address
	TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9
	TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V _{DDA} = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3
Obsole	ie Producile		

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Obsolete Product(s). Obsolete Product(s)




Figure 31. LQFP100 - 14 x 14 mm, 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 71. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data

cO)	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α			1.60			0.063	
A1	0.05		0.15	0.002		0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571	
b	0.17	0.22	0.27	0.0067	0.0087	0.0106	
С	0.09		0.2	0.0035		0.0079	
D	15.80	16.00	16.2	0.622	0.6299	0.6378	
D1	13.80	14.00	14.2	0.5433	0.5512	0.5591	
D3		12.00			0.4724		
Е	15.80	16.00	16.2	0.622	0.6299	0.6378	



Table 71. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data (continued)

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
E1	13.80	14.00	14.2	0.5433	0.5512	0.5591
E3		12.00			0.4724	
е		0.50			0.0197	
L,	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
K	0°	3.5°	7°	0°	3.5°	7°
ccc			0.08			0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

ai14906b

Figure 32. Recommended footprint

Dimensions are in millimeters.




Figure 33. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline

Table 72. LQFP64 – 10 x 10 mm low-profile quad flat package mechanical data


Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.350	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106



Table 72. LQFP64 – 10 x 10 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
С	0.09		0.20	0.0035		0.0079
D	11.80	12.00	12.20	0.4646	0.4724	0.4803
D1	9.80	10.00	10.20	0.3858	0.3937	0.4016
D3		7.50			0.2953	
E	11.80	12.00	12.20	0.4646	0.4724	0.4803
E1	9.80	10.00	10.20	0.3858	0.3937	0.4016
E3		7.50			0.2953	.15
е		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
K	0°	3.5°	7°	0°	3.5°	7°
ccc			0.08	3/6		0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



1. Dimensions are in millimeters.




Figure 35. LQFP48 - 7 x 7 mm, 48-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 73. LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D	8.80	9.00	9.20	0.3465	0.3543	0.3622
D1	6.80	7.00	7.20	0.2677	0.2756	0.2835
D3		5.50			0.2165	



Table 73. LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data (continued)

Complete	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
E	8.80	9.00	9.20	0.3465	0.3543	0.3622
E1	6.80	7.00	7.20	0.2677	0.2756	0.2835
E3		5.50			0.2165	
е		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
K	0°	3.5°	7°	0°	3.5°	7°
CCC			0.08			0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 36. Recommended footprint Josolete Pri 9.70 ai14911d

1. Dimensions are in millimeters.

7.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 22: General operating conditions on page 55*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{IA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

i and i i i i and ago another and an another and					
Symbol	Parameter	Value	Unit		
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45			
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	55	°C/W		
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	41			

Table 74. Package thermal characteristics

7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Part numbering*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F31x at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 3 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 2 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 3 \times 8 \text{ mA} \times 0.4 \text{ V} + 2 \times 20 \text{ mA} \times 1.3 \text{ V} = 61.6 \text{ mW}$

This gives: $P_{INTmax} = 175 \text{ mW}$ and $P_{IOmax} = 61.6 \text{ mW}$:

 $P_{Dmax} = 175 + 61.6 = 236.6 \text{ mW}$

Thus: $P_{Dmax} = 236.6 \text{ mW}$

Using the values obtained in *Table 74* T_{Jmax} is calculated as follows:

For LQFP64, 45°C/W

 T_{Jmax} = 82 °C + (45°C/W × 236.6 mW) = 82 °C + 10.65 °C = 92.65 °C

This is within the range of the suffix 6 version parts ($-40 < T_{\perp} < 105 °C$).

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 8: Part numbering).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 115 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 9 I/Os used at the same time in output at low

level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 9 \times 8 \text{ mA} \times 0.4 \text{ V} = 28.8 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 28.8 mW:

 $P_{Dmax} = 70 + 28.8 = 98.8 \text{ mW}$

Thus: P_{Dmax} = 98.8 mW

Using the values obtained in $Table 74 T_{Jmax}$ is calculated as follows:

For LQFP100, 41°C/W

 T_{Jmax} = 115 °C + (41 °C/W × 98.8 mW) = 115 °C + 4.05 °C = 119.05 °C

This is within the range of the suffix 7 version parts ($-40 < T_J < 125$ °C).

Obsolete Product(s). Obsolete Product(s)


In this case, parts must be ordered at least with the temperature range suffix 7 (see Section 8: Part numbering).

47/

Part numbering STM32F31xx

8 Part numbering

Table 75. Ordering information scheme



STM32F31xx Revision history

9 Revision history

Table 76. Document revision history

Date	Revision	Changes
08-Apr-2013	1	Initial release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time without notice

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING. ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com